| Electronic Components Datasheet Search |
|
USB3500 Datasheet(PDF) 12 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB3500 Datasheet(HTML) 12 Page - SMSC Corporation |
|
12 / 46 page ![]() Hi-Speed USB Host, Device or OTG PHY With UTMI+ Interface Datasheet Revision 1.0 (04-04-05) 12 SMSC USB3500 DATASHEET 12 DM I/O, Analog N/A D- pin of the USB cable. 13 VSS Ground N/A PHY ground. 14 VDD3.3 N/A N/A 3.3V PHY Supply. 15 XCVRSEL[1] Input N/A Transceiver Select. These signals select between the FS and HS transceivers: Transceiver select. 00: HS 01: FS 10: LS 11: LS data, FS rise/fall times 16 CHRGVBUS Input High Charge VBUS through a resistor to VDD3.3. 0: do not charge VBUS 1: charge VBUS 17 RXACTIVE Output High Receive Active. Indicates that the receive state machine has detected Start of Packet and is active. 18 OPMODE[1] Input N/A Operational Mode. These signals select between the various operational modes: [1] [0] Description 0 0 0: Normal Operation 0 1 1: Non-driving (all terminations removed) 1 0 2: Disable bit stuffing and NRZI encoding 1 1 3: Reserved 19 OPMODE[0] Input N/A 20 ID_DIG Output High ID Digital. Indicates the state of the ID pin. 0: connected plug is a mini-A 1: connected plug is a mini-B 21 IDPULLUP Input High ID Pull-up. Enables sampling of the analog ID line. Disabling the ID line sampler will reduce PHY power consumption. 0: Disable sampling of ID line. 1: Enable sampling of ID line. 22 VSS Ground N/A PHY ground. 23 CLKOUT Output, CMOS N/A 60MHz reference clock output. All UTMI+ signals are driven synchronous to this clock. 24 VSS Ground N/A PHY ground. 25 LINESTATE[1] Output N/A Line State. These signals reflect the current state of the USB data bus in FS mode. Bit [0] reflects the state of DP and bit [1] reflects the state of DM. When the device is suspended or resuming from a suspended state, the signals are combinatorial. Otherwise, the signals are synchronized to CLKOUT. [1] [0] Description 0 0 0: SEO 0 1 1: J State 1 0 2: K State 1 1 3: SE1 26 LINESTATE[0] Output N/A 27 VDD1.8 N/A N/A 1.8V regulator output for digital circuitry on chip. Place a 0.1uF capacitor near this pin and connect the capacitor from this pin to ground. Connect pin 27 to pin 49. Table 3.1 USB3500 Pin Definitions (continued) PIN NAME DIRECTION, TYPE ACTIVE LEVEL DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |