| Electronic Components Datasheet Search |
|
AD9948 Datasheet(PDF) 25 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9948 Datasheet(HTML) 25 Page - Analog Devices |
|
25 / 28 page ![]() REV. 0 AD9948 –25– Driving the CLI Input The AD9948’s master clock input (CLI) may be used in two different configurations, depending on the application. Figure 23a shows a typical dc-coupled input from the master clock source. When the dc-coupled technique is used, the master clock signal should be at standard 3 V CMOS logic levels. As shown in Figure 23b, a 1000 pF ac coupling capacitor may be used between the clock source and the CLI input. In this configura- tion, the CLI input will self-bias to the proper dc voltage level of approximately 1.4 V. When the ac-coupled technique is used, the master clock signal can be as low as ±500 mV in amplitude. 18 CCD IMAGER SIGNAL OUT 19 14 15 21 27 H2 RG H3 H4 H1 H2 H1 RG AD9948 CCDIN Figure 22a. CCD Connections (2 H-Clock) CCD IMAGER SIGNAL OUT 14 15 21 27 RG H3 H4 H2 H1 RG AD9948 CCDIN H2 H1 18 19 H1 H2 Figure 22b. CCD Connections (4 H-Clock) CLI 25 MASTER CLOCK AD9948 ASIC Figure 23a. CLI Connection, DC-Coupled CLI 25 MASTER CLOCK AD9948 ASIC LPF 1nF Figure 23b. CLI Connection, AC-Coupled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |