| Electronic Components Datasheet Search |
|
TMD2636 Datasheet(PDF) 10 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TMD2636 Datasheet(HTML) 10 Page - OSRAM GmbH |
|
10 / 48 page ![]() Datasheet, Public Page 9 [v2-00] 2023-Jan-04 Document Feedback TMD2636 − Detailed Description Proximity Operation By varying gain, VCSEL drive current, number of VCSEL pulses and VCSEL pulse duration the proximity detection range can be adjusted. Proximity Proximity results are affected by three fundamental factors: the integrated IR VCSEL emission, IR reception, and environmental factors, including target distance and surface reflectivity. The IR reception signal path begins with IR detection from a photodiode and ends with the 14-bit proximity result in PDATA register. Signal from the photodiode is amplified, and offset adjusted to optimize performance. Offset correction or cross-talk compensation is accomplished by adjustment to the POFFSET register. The analog circuitry of the device applies the offset value as a subtraction to the signal accumulation; therefore a positive offset value has the effect of decreasing the results. I²C Characteristics The device uses I²C serial communication protocol for communication. The device supports 7-bit chip addressing and both standard and fast clock frequency modes with a chip address of 0x39. Read and write transactions comply with the standard set by Philips (now NXP). Internal to the device, an 8-bit buffer stores the register address location of the desired byte to read or write. This buffer auto-increments upon each byte transfer and is retained between transaction events (i.e. valid even after the master issues a STOP command and the I²C bus is released). During consecutive read transactions, the future/repeated I²C read transaction may omit the memory address byte normally following the chip address byte; the buffer retains the last register address + 1. Alternate I²C Address Option If the SDA and SCL pins are swapped as shown below, the device will switch to an alternate I²C address. This allows two devices to reside on the same bus. After power is applied to the devices, a single dummy I²C access (read or write with valid I²C stop) to any address or device on the same bus is required to initialize the devices to their respective I²C addresses. The devices will generate an NOT-ACKNOWLEDGE (NACK) during this initial dummy access. Detailed Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |