33874 datasheet(10/37 Pages) FREESCALE

10 / 37 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33874

ELECTRICAL CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions 6.0 V

≤ V

PWR ≤ 27 V, 4.5 V ≤ VDD ≤ 5.5 V, - 40°C ≤ T

A ≤ 125°C, GND = 0 V unless

otherwise noted. Typical values noted reflect the approximate parameter means at TA = 25°C under nominal conditions unless

otherwise noted.

Characteristic

Symbol

Min

Typ

Max

Unit

POWER OUTPUT TIMING (HS0, HS1, HS2, HS3)

Output Rising Slow Slew Rate A (DICR D3 = 0) (19)

9.0 V < VPWR < 16 V

SRRA_SLOW

0.1

0.3

0.75

µs

Output Rising Slow Slew Rate B (DICR D3 = 0) (20)

9.0 V < VPWR < 16 V

SRRB_SLOW

0.015

0.05

0.15

µs

Output Rising Fast Slew Rate A (DICR D3 = 1) (19)

9.0 V < VPWR < 16 V

SRRA_FAST

0.5

1.5

3.0

µs

Output Rising Fast Slew Rate B (DICR D3 = 1) (20)

9.0 V < VPWR < 16 V

SRRB_FAST

0.025

0.3

1.0

µs

Output Falling Slow Slew Rate A (DICR D3 = 0) (19)

9.0 V < VPWR < 16 V

SRFA_SLOW

0.1

0.3

0.75

µs

Output Falling Slow Slew Rate B (DICR D3 = 0) (20)

9.0 V < VPWR < 16 V

SRFB_SLOW

0.015

0.05

0.15

µs

Output Falling Fast Slew Rate A (DICR D3 = 1) (19)

9.0 V < VPWR < 16 V

SRFA_FAST

0.5

1.5

3.0

µs

Output Falling Fast Slew Rate B (DICR D3 = 1) (20)

9.0 V < VPWR < 16 V

SRFB_FAST

0.025

0.3

1.0

µs

Output Turn-ON Delay Time in Slow Slew Rate (21)

DICR = 0

tDLY_SLOW(ON)

2.0

200

µs

Output Turn-ON Delay Time in Fast Slew Rate (21)

DICR = 1

tDLY_FAST(ON)

1.0

6.0

100

µs

Output Turn-OFF Delay Time in Slow Slew Rate Mode (22)

DICR = 0

tDLY_SLOW(OF

200

800

µs

Output Turn-OFF Delay Time in Fast Slew Rate Mode (22)

DICR = 1

tDLY_FAST(OFF)

400

µs

Overcurrent Low Detection Blanking Time

OCLT[1:0]: 00

OCLT[1:0]: 01 (23)

OCLT[1:0]: 10

OCLT[1:0]: 11

tOCL0

tOCL1

tOCL2

tOCL3

108

–

0.08

155

–

0.15

202

–

0.3

Notes

19.

Rise and Fall Slew Rates A measured across a 5.0

Ω resistive load at high-side output = 0.5 V to V

PWR- 3.5 V (see Figure 4, page 12).

These parameters are guaranteed by process monitoring.

20.

Rise and Fall Slew Rates B measured across a 5.0

Ω resistive load at high-side output = 0.5 V to V

PWR- 3.5 V (see Figure 4). These

parameters are guaranteed by process monitoring.

21.

Turn-ON delay time measured from rising edge of any signal (IN[0:3], SCLK, CS) that would turn the output ON to VHS[0:3] = 0.5 V with

RL = 5.0 Ω resistive load.

22.

Turn-OFF delay time measured from falling edge of any signal (IN[0:3], SCLK, CS) that would turn the output OFF to VHS[0:3] = VPWR-

0.5 V with RL = 5.0 Ω resistive load.

23.

This logical bit is not defined. Do not use.

33874 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

33874 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL