33291 datasheet(15/26 Pages) FREESCALE

15 / 26 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33291

FUNCTIONAL DESCRIPTION

FUNCTIONAL PIN DESCRIPTION

CHIP SELECT (CS)

The 33291 receives its MCU communication through the

pin. Whenever this pin is in a logic low state, data can be

transferred from the MCU to the 33291 by way of the SI pin

and from the 33291 to the MCU through the SO pin. Clocked-

in data from the MCU is transferred from the 33291 Shift

of the CS signal. On the falling edge of the CS signal, drain

status information is transferred from the power outputs then

loaded into the Shift register of the device. The CS pin also

controls the output driver of the serial output (SO) pin.

Whenever the CS pin goes to a logic low state, the SO pin

output driver is enabled allowing information to be transferred

from the 33291 to the MCU. To avoid data corruption or the

generation of spurious data, it is essential the high-to-low

transition of the CS signal occur only when SCLK is in a logic

low state.

SYSTEM CLOCK (SCLK)

The system clock (SCLK) pin clocks the internal shift

registers of the 33291. The serial input (SI) pin accepts data

into the Input Shift register on the falling edge of the SCLK

signal while the serial output (SO) pin shifts data information

out of the SO line driver on the rising edge of the SCLK signal.

False clocking of the Shift register must be avoided to

guarantee validity of data. It is essential the SCLK pin be in a

logic low state whenever the chip select bar (CS) pin makes

any transition. For this reason, it is recommended, though not

absolutely necessary, the SCLK pin be kept in a low logic

state as long as the device is not accessed (CS in logic high

state). When CS is in a logic high state, signals at the SCLK

and SI pins are ignored and SO is tri-stated (high

impedance). See the Data Transfer Timing diagram in

Figure 18, page 17.

SERIAL INSTRUCTION (SI)

This pin is for the input of serial instruction (SI) data. SI is

read on the falling edge of SCLK. A logic high state present

on this pin when the SCLK signal rises will program a specific

output OFF. In turn, CS pin turns OFF the specific output on

the rising edge of the CS signal. Conversely, a logic low state

present on the SI pin will program the output ON, In turn, the

pin turns ON the specific output on the rising edge of the CS

signal.

To program the eight outputs of the 33291 ON or OFF, an

8-bit serial stream of data is required to be synchronously

entered into the SI pin starting with Output 7, followed by

Output 6, Output 5, and so on, to Output 0. Referring to

Figure 18, the DO bit is the most significant bit (MSB)

corresponding to Output 7. For each rise of the SCLK signal,

with CS held in a logic low state, a data-bit instruction (ON or

OFF) is synchronously loaded into the Shift register per the

data-bit SI state. The Shift register is full after eight bits of

information have been entered. To preserve data integrity,

care should be taken to not transition SI as SCLK transitions

from a low-to-high logic state.

SERIAL OUTPUT (SO)

The serial output (SO) pin is the tri-stateable output from

the Shift register. The SO pin remains in a high impedance

state until the CS pin goes to a logic low state. The SO data

reports the drain status, either high or low relative to the

previous command word. The SO pin changes state on the

rising edge of SCLK and reads out on the falling edge of

SCLK. When an output is OFF and not faulted, the

corresponding SO data-bit is a high state. When an output is

ON, and there is no fault, the corresponding data-bit on the

SO pin will be a low logic state. The SI/SO shifting of data

follows a first-in-first-out (FIFO) protocol with both input and

output words transferring the MSB first. Referring to

Figure 18, the DO bit is the MSB corresponding to Output 7

relative to the previous command word. The SO pin is not

affected by the status of the RST pin.

RESET (RST)

The 33291 Reset (RST) pin is active low. It is used to clear

the SPI Shift register. In doing so, all output switches are set

at OFF. With the device in a system with an MCU, upon initial

system power-up, the MCU holds the RST pin of the device

in a logic low state, ensuring all outputs to be OFF until both

the VDD and VPWR pin voltages are adequate for predictable

operation. After the 33291 is reset, the MCU is ready to

assert system control with all output switches initially OFF.

If the VPWR pin of the 33291 experiences a low voltage,

following normal operation, the MCU should pull the RST pin

low to shut down the outputs and clear the input data register.

The RST pin is active low and has an internal pull-down

incorporated to ensure operational predictability should the

external pull-down of the MCU open circuit. The internal pull-

down is only 25

µA, affording safe and easy interfacing to the

MCU. The RST pin of the 33291 should be pulled to a logic

low state for a duration of at least 250 ns to ensure reliable a

reset.

A simple power ON reset delay of the system can be

programmed through the use of an RC network comprised of

a shunt capacitor from the RST pin to Ground and a resistor

to VDD, illustrated in Figure 17. Care should be exercised

ensuring proper discharge of the capacitor. Careful attention

eliminates adverse delay of the RST and damage of the MCU

if it pulls the Reset line low, thereby accomplishing

initialization for turn ON delay. It may be easier to incorporate

delay into the software program and use a parallel port pin of

the MCU to control the 33291 RST pin.

33291 Datasheet(PDF) 15 Page - Freescale Semiconductor, Inc

33291 Datasheet(HTML) 15 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datasheet Download

Link URL