www.ti.com

DESCRIPTION/ORDERING INFORMATION

VBUSP Slave

32 bit @ sys_clk

VBUSF

Master and Slave

32/16 bit @ sys_clk

8 bit

@ 60 MHz

Central

Resource

Switch

Interrupt

Controller

3.3 V

1.5 V

clk60

sys_clk

Digital Core

Power Distribution

IO Power

Distribution

Power/Reset/Clock

Management

(PRCM)

GPIO

3.3 V

1.5 V

USB 2.0

PHY Macro

OTG Analog

PLL

VBUSP2VBUS

Slave Bridge

USB 2.0 Dual Role OTG

Controller IP Core

USB EP Buffer RAM

(16k x 8)

VBUS

Master and Slave

32 bit @ sys_clk

INT

VLYNQ_CLK

VLYNQ_CRUN

VLYNQ_TX [3:0]

VLYNQ_RXD[3:0]

VLYNQ

Interface

(Ext Host Interface)

1.8 V

1.5 V

GPIO

5 V VBus

ID

DPVDM

XI/CLKIN

RSTn

SLEEP

32 bit @ sys_clk

DFT and

Debug

IO

Controller

TUSB6020

USB 2.0 HIGH-SPEED ON-THE-GO DUAL-ROLE CONTROLLER

SCPS170C – JANUARY 2007 – REVISED JULY 2007

The TUSB6020 is a USB 2.0 high-speed, on-the-go (OTG) dual-role controller designed for a seamless interface

to the VLYNQ serial interface, and is ideal for a wide range of applications. The USB OTG dual-role controller

can operate either as a function controller for a USB peripheral or as the host/peripheral in point-to-point or

multi-point communications with other functions. The integrated USB 2.0 PHY provides one-port operation at low

speed (1.5 Mbps), full speed (12 Mbps), and high speed (480 Mbps). TUSB6020 is configured as an interrupt or

wake-up source, and some GPIOs have secondary functions dedicated to the USB 2.0 operation. The VLYNQ

serial interface is a low pin count, high-speed, point-to-point interface.

The device is fully compliant with Universal Serial Bus Specification Revision 2.0 and On-The-Go Supplement to

the USB Specification Revision 1.2.

The device operates from –40

°C to 85°C free air temperature.

PACKAGE

ORDERABLE PART NUMBER

TOP-SIDE MARKING

0

°C to 70°C

MicroStar BGA™ – ZQE

Reel of 360

TUSB6020ZQE

PREVIEW

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

(2)

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

BLOCK DIAGRAM

2

Submit Documentation Feedback