Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MP2667GG Datasheet(PDF) 4 Page - Monolithic Power Systems

Part # MP2667GG
Description  5V USB, 1000mA, I 2C-Controlled Linear Charger with Power Path Management for Single-Cell, Li-Ion Battery in QFN Package
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP2667GG Datasheet(HTML) 4 Page - Monolithic Power Systems

  MP2667GG Datasheet HTML 1Page - Monolithic Power Systems MP2667GG Datasheet HTML 2Page - Monolithic Power Systems MP2667GG Datasheet HTML 3Page - Monolithic Power Systems MP2667GG Datasheet HTML 4Page - Monolithic Power Systems MP2667GG Datasheet HTML 5Page - Monolithic Power Systems MP2667GG Datasheet HTML 6Page - Monolithic Power Systems MP2667GG Datasheet HTML 7Page - Monolithic Power Systems MP2667GG Datasheet HTML 8Page - Monolithic Power Systems MP2667GG Datasheet HTML 9Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 35 page
background image
MP2667
– 1A, SINGLE-CELL CHARGER W/ I2C CONTROL, POWER PATH
MP2667 Rev. 1.0
www.MonolithicPower.com
4
5/8/2019
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
PACKAGE REFERENCE
TOP VIEW
INT
3
GND
4
SCL
5
SDA
6
9
10
BATT
8
7
NTC
IN
2
1
SYS
VDD
BATT
QFN-10 (2mmx2mm)
PIN FUNCTIONS
Pin #
Name
I/O
Description
1
IN
Power
Input power pin. Place a
≥1μF ceramic capacitor from IN to GND, as close to
the IC as possible.
2
NTC
I
Temperature
sense
input. Connect a negative temperature coefficient
thermistor to NTC. Program the hot and cold temperature window with a resistor
divider from IN to NTC to GND. The charge is suspended when NTC is out of
range.
3
INT
O
Interrupt output. INT can send the charging status and fault interrupt signal to
the host. INT is also used to disconnect the system from the battery. Pull INT
from high to low for >8s to disconnect the battery from the system. The external
pull-up resistor at INT must be greater than 1
00kΩ.
4
VDD
I
Internal control power supply. Connect a ceramic capacitor (
0.1μF) from VDD
to GND. No external load is allowed.
5
GND
Power
Ground.
6
SCL
I/O
I2C interface clock. Connect SCL to the logic rail through a 10k
Ω resistor.
7
SDA
I/O
I2C interface data. Connect SDA to the logic rail through a 10k
Ω resistor.
8, 9
BATT
Power
Battery pin. Place a ceramic capacitor from BATT to GND, as close to the IC as
possible.
10
SYS
Power
System power supply. Place a ceramic capacitor from SYS to GND, as close to
the IC as possible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com