PM5366-PI datasheet(172/267 Pages) PMC

172 / 267 page

PRELIMINARY

PM5366 TEMAP-84

DATASHEET

PMC-2010672

ISSUE 1

HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER

AND M13 MULTIPLEXER

PROPRIETARY AND CONFIDENTIAL

160

The bit error rate for T1 ESF can be calculated from the one-second PMON

CRCE count by the following equation:

Bit Error Rate = 1 - 10

çç

÷ö

æ −

193

8000

log

BEE

Figure 16

- CRCE Count vs. BER (T1 ESF mode)

1.00E-07

1.00E-06

1.00E-05

1.00E-04

1.00E-03

1.00E-02

100

150

200

250

300

350

CRCE

For T1 SF format, the CRCE and FER counts are identical, but the FER counter

is smaller and should be ignored.

Figure 17

- CRCE Count vs. BER (T1 SF mode)

200

400

600

800

1000

1200

Bit Error Event Count Per Second

Average Count Over

Many 1 Second Intervals

12.6 Using the Internal DS3 or E3 HDLC Transmitter

It is important to note that access rate to the TDPR registers is limited by the rate

of the internal DS3/E3 clock. Consecutive accesses to the TDPR Configuration,

TDPR Interrupt Status/UDR Clear, and TDPR Transmit Data register should be

PM5366-PI Datasheet(PDF) 172 Page - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 172 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL