| Electronic Components Datasheet Search |
|
PM7344 Datasheet(PDF) 236 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7344 Datasheet(HTML) 236 Page - PMC-Sierra, Inc |
|
236 / 293 page ![]() PM7344 S/UNI-MPH DATA SHEET PMC-950449 ISSUE 6 MULTI-PHY USER NETWORK INTERFACE PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 220 Address D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 734H TDLSIG[4] 740H TCLKI2 TFPI 773H RRDENB[4]3 RFCLK 788H TXPRTY TSOC MPHEN TFCLK 789H TDAT[7] TDAT[6] TDAT[5] TDAT[4] TDAT[3] TDAT[2] TDAT[1] TDAT[0] 78AH TWRENB[4] Notes: 1. The MODE[1] in the Transmit Configuration Register and the FIFOBYP register bit must not be set. 2. So long as the PAYLB register bit is not set. 3. Only one of RRDENB[4:1] can be set low at any time for the proper value to be read. Writing the following address locations forces the outputs to the state of the corresponding D[7:0] bits. Table 3 - Controlling Outputs in Test Mode 0 Address D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 410H INT1 RCLKO2 418H INT1 TCLKO[1]3 TDN[1] TDP[1] 434H TDLCLK[1]4 TDLSIG[1] 438H RDLCLK[1] RDLSIG[1] 440H TDLCLK[1]5 444H TDLCLK[1]6 488H TCA[1], TCAMPH7 510H INT1 518H INT1 TCLKO[2]3 TDN[2] TDP[2] 534H TDLCLK[2]4 TDLSIG[2] 538H RDLCLK[2] RDLSIG[2] 540H TDLCLK[2]5 544H TDLCLK[2]6 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |