| Electronic Components Datasheet Search |
|
PM7344 Datasheet(PDF) 137 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7344 Datasheet(HTML) 137 Page - PMC-Sierra, Inc |
|
137 / 293 page ![]() PM7344 S/UNI-MPH DATA SHEET PMC-950449 ISSUE 6 MULTI-PHY USER NETWORK INTERFACE PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 121 Registers 023H, 123H, 223H and 323H: E1-FRMR Maintenance/Alarm Status Interrupt Enable Bit Type Function Default Bit 7 R/W RRAE 0 Bit 6 R/W Reserved 0 Bit 5 R/W AISDE 0 Bit 4 R/W Reserved 0 Bit 3 R/W REDE 0 Bit 2 R/W AISE 0 Bit 1 R/W FEBEE 0 Bit 0 R/W CRCEE 0 Reserved: The reserved bits must be programmed to logic 0 for correct operation. RRAE , AISDE, REDE, and AISE: A logic one in bits RRAE, AISDE, REDE, or AISE enables the generation of an interrupt on a change of state of the RRA, AISD, RED, and AIS bits, respectively, of the E1-FRMR Maintenance/Alarm Status register. FEBEE: When the FEBEE bit is a logic one, an interrupt is generated when a logic zero is received in the Si bits of frames 13 or 15. CRCEE: When the CRCEE bit is a logic one, an interrupt is generated when calculated CRC differs from the received CRC remainder. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |