Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 142 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 142 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 138Page - PMC-Sierra, Inc PM7344 Datasheet HTML 139Page - PMC-Sierra, Inc PM7344 Datasheet HTML 140Page - PMC-Sierra, Inc PM7344 Datasheet HTML 141Page - PMC-Sierra, Inc PM7344 Datasheet HTML 142Page - PMC-Sierra, Inc PM7344 Datasheet HTML 143Page - PMC-Sierra, Inc PM7344 Datasheet HTML 144Page - PMC-Sierra, Inc PM7344 Datasheet HTML 145Page - PMC-Sierra, Inc PM7344 Datasheet HTML 146Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
126
Registers 028H, 128H, 228H and 328H: E1-FRMR International/National Bits
Bit
Type
Function
Default
Bit 7
R
Si[1]
X
Bit 6
R
Si[0]
X
Bit 5
R
RAWRA
X
Bit 4
R
Sn[4]
X
Bit 3
R
Sn[5]
X
Bit 2
R
Sn[6]
X
Bit 1
R
Sn[7]
X
Bit 0
R
Sn[8]
X
Reading this register returns the current bit value of the International and
National bits collected over 2 consecutive frames. The Si[1] bit position
corresponds to the value contained in the International bit position in the FAS
frame; the Si[0], RAWRA, and Sn[4:8] bit positions correspond to the values
contained in the International, Remote Alarm Indication, and National bit
positions in the NFAS frame. This register is updated after time slot 0 of every
NFAS frame and the contents are valid for 2 frames (250µs). The contents of this
register are latched during the read, however the individual bits should not be
considered to constitute a byte value (i.e. the 5 national bits should not be
considered as indicating 1 of 32 possible values since it is possible that the
individual bits are not all from the same time instant due to the asynchronous
nature of the microprocessor reads). If the bits are to be interpreted as binary
values, care should be taken to ensure a coherent set of bit values by reading
the register at least twice.
The Si0, RAWRA and Sn[4:8] bits map to the timeslot 0 NFAS as follows:
Bit Position
12
34
567
8
Si[0]
1
RAWRA
Sn[4]
Sn[5]
Sn[6]
Sn[7]
Sn[8]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com