PM7344 datasheet(144/293 Pages) PMC

144 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

128

Registers 02BH, 12BH, 22BH and 32BH: E1-FRMR CRC Error Counter - MSB

Bit

Type

Function

Default

Bit 7

OVR

Bit 6

NEWDATA

Bit 5

Unused

Bit 4

Unused

Bit 3

Unused

Bit 2

Unused

Bit 1

CRCE9

Bit 0

CRCE8

These registers contain the most significant two bits of the 10-bit CRC error

counter value, updated every second.

NEWDATA:

The NEWDATA flag bit indicates that the counter register contents have

been updated with a new count value accumulated over the last 1 second

interval. It is set to logic 1 when the CRC error counter data is transferred

into the counter registers, and is reset to logic 0 when this register is read.

This bit can be polled to determine the 1 second timing boundary used by the

FRMR.

OVR:

The OVR flag bit indicates that the counter register contents have not been

read within the last 1 second interval, and therefore have been over-written.

It is set to logic 1 if CRC error counter data is transferred into the counter

registers before the previous data has been read out, and is reset to logic 0

when this register is read.

This CRC error count is distinct from that of PMON because it is guaranteed to

be an accurate count of the number of CRC error in one second; whereas,

PMON relies on externally initiated transfers which may not be one second apart.

PM7344 Datasheet(PDF) 144 Page - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 144 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL