Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 145 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 145 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 141Page - PMC-Sierra, Inc PM7344 Datasheet HTML 142Page - PMC-Sierra, Inc PM7344 Datasheet HTML 143Page - PMC-Sierra, Inc PM7344 Datasheet HTML 144Page - PMC-Sierra, Inc PM7344 Datasheet HTML 145Page - PMC-Sierra, Inc PM7344 Datasheet HTML 146Page - PMC-Sierra, Inc PM7344 Datasheet HTML 147Page - PMC-Sierra, Inc PM7344 Datasheet HTML 148Page - PMC-Sierra, Inc PM7344 Datasheet HTML 149Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
129
Registers 030H, 130H, 230H and 330H: RBOC Enable
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
Unused
X
Bit 2
R/W
IDLE
0
Bit 1
R/W
AVC
0
Bit 0
R/W
BOCE
0
These registers select the validation criteria to be used in determining a valid T1
bit oriented code (BOC) and enables generation of an interrupt on a change in
code status.
IDLE:
The IDLE bit position enables the generation of an interrupt when there is a
transition from a validated BOC to idle code (all ones). A logic 1 in this bit
position enables generation of an interrupt; a logic 0 in this bit position
disables interrupt generation.
AVC:
The AVC bit position selects the validation criteria used in determining a valid
BOC. A logic 1 in the AVC bit position selects an "alternate" validation
criterion of 4 out of 5 matching BOCs; a logic 0 selects the 8 out of 10
matching BOC criterion.
BOCE:
The BOCE bit position enables the generation of an interrupt on the INTB pin
when a valid BOC is detected. A logic 1 in this bit position enables generation
of an interrupt; a logic 0 in this bit position disables interrupt generation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com