PM7344 datasheet(149/293 Pages) PMC

149 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

133

Registers 035H, 135H, 235H and 335H: XFDL Interrupt Status

Bit

Type

Function

Default

Bit 7

Unused

Bit 6

Unused

Bit 5

Unused

Bit 4

Unused

Bit 3

Unused

Bit 2

Unused

Bit 1

INT

Bit 0

R/W

UDR

INT:

The INT bit indicates when the XFDL is ready to accept a new data byte for

transmission. The INT bit is set to a logic 1 when the previous byte in the

XFDL Transmit Data register has been loaded into the parallel to serial

converter and a new byte can be written into the XFDL Transmit Data register.

The INT bit is set to a logic 0 while new data is in the Transmit Data register.

The INT bit is not disabled by the INTE bit in the configuration register.

UDR:

The UDR bit indicates when the XFDL has underrun the data in the XFDL

Transmit Data register. The UDR bit is set to a logic 1 if the parallel to serial

conversion of the last byte in the XFDL Transmit Data register has completed

before the new byte was written into the XFDL Transmit Data register. Once

an underrun has occurred, the XFDL transmits an ABORT, followed by a flag,

and waits to transmit the next valid data byte. If the UDR bit is still set after

the transmission of the flag the XFDL will continuously transmit the all-ones

idle pattern. The UDR bit can only be cleared by writing a logic 0 to the

UDR bit position in this register.

PM7344 Datasheet(PDF) 149 Page - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 149 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL