PM7344 datasheet(151/293 Pages) PMC

151 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

135

Registers 038H, 138H, 238H and 338H: RFDL Configuration

Bit

Type

Function

Default

Bit 7

Unused

Bit 6

Unused

Bit 5

Unused

Bit 4

Unused

Bit 3

Unused

Bit 2

Unused

Bit 1

R/W

Bit 0

R/W

EN:

The enable bit (EN) controls the overall operation of the RFDL. When set,

the RDFL is enabled; when reset, the RFDL is disabled. When the block is

disabled, the FIFO and interrupts are all cleared; however, the programming

of the Enable/Status Register is not affected. When the block is enabled, it

will immediately begin looking for flags.

TR:

Setting the terminate reception bit (TR) forces the RFDL to immediately

terminate the reception of the current HDLC frame, empty the FIFO, clear the

interrupts, and begin searching for a new flag sequence. The RFDL handles

the TR input in the same manner as if the EN bit had been cleared and then

set. The TR bit in the Configuration register will reset itself after a rising and

falling edge have occurred on the datalink clock input to the RFDL once the

write to this register has completed. If the Configuration register is read after

this time, the TR bit value returned will be zero.

PM7344 Datasheet(PDF) 151 Page - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 151 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL