Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 152 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 152 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 148Page - PMC-Sierra, Inc PM7344 Datasheet HTML 149Page - PMC-Sierra, Inc PM7344 Datasheet HTML 150Page - PMC-Sierra, Inc PM7344 Datasheet HTML 151Page - PMC-Sierra, Inc PM7344 Datasheet HTML 152Page - PMC-Sierra, Inc PM7344 Datasheet HTML 153Page - PMC-Sierra, Inc PM7344 Datasheet HTML 154Page - PMC-Sierra, Inc PM7344 Datasheet HTML 155Page - PMC-Sierra, Inc PM7344 Datasheet HTML 156Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
136
Registers 039H, 139H, 239H and 339H: RFDL Interrupt Control/Status
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
Unused
X
Bit 2
R/W
INTC1
0
Bit 1
R/W
INTC0
0
Bit 0
R
INT
0
INTC1,INTC0:
The INTC1 and INTC0 bits control when an interrupt is asserted based on the
number of received data bytes in the FIFO as follows:
INTC1
INTC0
Description
0
0
Disable interrupts (All sources)
0
1
Enable interrupt when FIFO receives data
1
0
Enable interrupt when FIFO has 2 bytes of data
1
1
Enable interrupt when FIFO has 3 bytes of data
INT:
The INT bit reflects the status of the external RDLINT[x] interrupt unless the
INTC1 and INTC0 bits are set to disable interrupts. In that case, the
RDLINT[x] output is forced to 0 and the INT bit of the RFDL Interrupt
Control/Status register will reflect the state of the internal interrupt latch.
In addition to the FIFO fill status, interrupts are also generated for EOM (end of
message), OVR (FIFO overrun), detection of the abort sequence while not
receiving all ones, and on detection of the first flag while receiving all ones. The
interrupt is reset by a RFDL Receive Data Register read that empties the FIFO,
unless the cause of the interrupt was due to a FIFO overrun. The interrupt due
to a FIFO overrun is cleared by a Status register read, by disabling the block, or
by setting TR high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com