Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 154 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 154 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 150Page - PMC-Sierra, Inc PM7344 Datasheet HTML 151Page - PMC-Sierra, Inc PM7344 Datasheet HTML 152Page - PMC-Sierra, Inc PM7344 Datasheet HTML 153Page - PMC-Sierra, Inc PM7344 Datasheet HTML 154Page - PMC-Sierra, Inc PM7344 Datasheet HTML 155Page - PMC-Sierra, Inc PM7344 Datasheet HTML 156Page - PMC-Sierra, Inc PM7344 Datasheet HTML 157Page - PMC-Sierra, Inc PM7344 Datasheet HTML 158Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
138
Registers 03AH, 13AH, 23AH and 33AH: RFDL Status
Bit
Type
Function
Default
Bit 7
R
FE
1
Bit 6
R
OVR
0
Bit 5
R
FLG
0
Bit 4
R
EOM
0
Bit 3
R
CRC
0
Bit 2
R
NVB2
1
Bit 1
R
NVB1
1
Bit 0
R
NVB0
1
NVB[2:0]:
The NVB[2:0] bit positions indicate the number of valid bits in the RFDL
Receive Data Register byte. It is possible that not all of the bits in the
Receive Data Register are valid when the last data byte is read since the data
frame can be any number of bits in length and not necessarily an integral
number of bytes. The Receive Data Register is filled from the MSB to the
LSB bit position, with one to eight data bits being valid. The number of valid
bits is equal to 1 plus the value of NVB[2:0]. A NVB[2:0] value of 000 binary
indicates that only the MSB in the register is valid. NVB[2:0] is only valid
when the EOM bit is a logic 1 and the FLG bit is a logic 1 and the OVR bit is a
logic 0.
CRC:
The CRC bit is set if a CRC error was detected in the last received HDLC
frame. The CRC bit is only valid when EOM is logic 1 and FLG is a logic 1
and OVR is a logic 0.
On an interrupt generated from the detection of first flag, reading this register will
return invalid NVB[2:0] and CRC bits, even though the EOM bit is logic 1 and the
FLG bit is logic 1.
EOM:
The End of Message bit (EOM) follows the RDLEOM[x] output. It is set
when:
1) The last byte in the HDLC frame (EOM) is being read from the RFDL
Receive Data Register,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com