Electronic Components Datasheet Search
  English  ▼

X  

PM7364 Datasheet(PDF) 39 Page - PMC-Sierra, Inc

Part # PM7364
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  325 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7364 Datasheet(HTML) 39 Page - PMC-Sierra, Inc

Back Button PM7364 Datasheet HTML 35Page - PMC-Sierra, Inc PM7364 Datasheet HTML 36Page - PMC-Sierra, Inc PM7364 Datasheet HTML 37Page - PMC-Sierra, Inc PM7364 Datasheet HTML 38Page - PMC-Sierra, Inc PM7364 Datasheet HTML 39Page - PMC-Sierra, Inc PM7364 Datasheet HTML 40Page - PMC-Sierra, Inc PM7364 Datasheet HTML 41Page - PMC-Sierra, Inc PM7364 Datasheet HTML 42Page - PMC-Sierra, Inc PM7364 Datasheet HTML 43Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 325 page
background image
RELEASED
PM7364 FREEDM-32
DATA SHEET
PMC-1960758
ISSUE 6
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
25
Pin Name
Type
Pin
No.
Function
TDO
Tristate
Output
K18
The test data output signal (TDO) carries test
data out of the FREEDM-32 via the IEEE P1149.1
test access port. TDO is updated on the falling
edge of TCK. TDO is a tri-state output which is
inactive except when scanning of data is in
progress.
TRSTB
Input
J17
The active low test reset signal (TRSTB) provides
an asynchronous FREEDM-32 test access port
reset via the IEEE P1149.1 test access port.
TRSTB is an asynchronous input with an integral
pull up resistor.
Note that when TRSTB is not being used, it must
be connected to the RSTB input.
VBIAS[3:1] Input
U4
D4
H20
The bias signals (VBIAS[3:1]) provide 5 Volt bias
to input and I/O pads to allow the FREEDM-32 to
tolerate connections to 5 Volt devices. To avoid
damage to the device, the VBIAS[3:1] signals
must be connected together externally and must
at all times be kept at a voltage that is equal to or
higher than the VDD[28:1] power supplies. In a
3.3V operating environment, VBIAS[3:1] and
VDD[28:1] may be connected together. In a 5V
operating environment, VBIAS[3:1] should be
powered up to 5V before VDD[28:1] are powered
up to 3.3V.
EN5V
Input
D17
The 5 Volt PCI signalling enable signal (EN5V)
causes the PCI Host Interface Signals to operate
in the 5V PCI signalling environment when set
high and the 3.3V PCI signalling environment
when set low. EN5V is an asynchronous input
with an integral pull up resistor.
NC
Open
U17
This pin must be left unconnected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com