Electronic Components Datasheet Search
  English  ▼

X  

PM7364 Datasheet(PDF) 40 Page - PMC-Sierra, Inc

Part # PM7364
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  325 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7364 Datasheet(HTML) 40 Page - PMC-Sierra, Inc

Back Button PM7364 Datasheet HTML 36Page - PMC-Sierra, Inc PM7364 Datasheet HTML 37Page - PMC-Sierra, Inc PM7364 Datasheet HTML 38Page - PMC-Sierra, Inc PM7364 Datasheet HTML 39Page - PMC-Sierra, Inc PM7364 Datasheet HTML 40Page - PMC-Sierra, Inc PM7364 Datasheet HTML 41Page - PMC-Sierra, Inc PM7364 Datasheet HTML 42Page - PMC-Sierra, Inc PM7364 Datasheet HTML 43Page - PMC-Sierra, Inc PM7364 Datasheet HTML 44Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 325 page
background image
RELEASED
PM7364 FREEDM-32
DATA SHEET
PMC-1960758
ISSUE 6
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
26
Table 4 – Production Test Interface Signals (0 - Multiplexed)
Pin Name
Type
Pin
No.
Function
TA[0]
TA[1]
TA[2]
TA[3]
TA[4]
TA[5]
TA[6]
TA[7]
TA[8]
TA[9]
TA[10]
Input
The test mode address bus (TA[10:0]) selects
specific registers during production test
(PMCTEST set high) read and write accesses.
TA[10:0] replace RD[20:10] when PMCTEST is
set high.
TA[11]/TR
S
Input
The test register select signal (TA[11]/TRS)
selects between normal and test mode register
accesses during production test (PMCTEST set
high). TRS is set high to select test registers and
is set low to select normal registers. TA[11]/TRS
replaces RD[21] when PMCTEST is set high.
TRDB
Input
The test mode read enable signal (TRDB) is set
low during FREEDM-32 register read accesses
during production test (PMCTEST set high). The
FREEDM-32 drives the test data bus
(TDAT[15:0]) with the contents of the addressed
register while TRDB is low. TRDB replaces
RD[22] when PMCTEST is set high.
TWRB
Input
The test mode write enable signal (TWRB) is set
low during FREEDM-32 register write accesses
during production test (PMCTEST set high). The
contents of the test data bus (TDAT[15:0]) are
clocked into the addressed register on the rising
edge of TWRB. TWRB replaces RD[23] when
PMCTEST is set high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com