Electronic Components Datasheet Search
  English  ▼

X  

PM7382-PI Datasheet(PDF) 40 Page - PMC-Sierra, Inc

Part # PM7382-PI
Description  FRAME ENGINE AND DATA LINK MANAGER 32P256
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7382-PI Datasheet(HTML) 40 Page - PMC-Sierra, Inc

Back Button PM7382-PI Datasheet HTML 36Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 37Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 38Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 39Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 40Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 41Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 42Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 43Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 44Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 330 page
background image
RELEASED
PM7382 FREEDM-32P256
DATA SHEET
PMC-2010333
ISSUE 3
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
29
Pin Name Type
Pin
No.
Function
PERRB
I/O
T3
The active low parity error signal (PERRB)
indicates a parity error over the AD[31:0] and
C/BEB[3:0] buses. Parity error is signalled when
even parity calculations do not match the PAR
signal. PERRB is set low at the cycle
immediately following an offending PAR cycle.
PERRB is set high when no parity error is
detected.
PERRB is enabled by setting the PERREN bit in
the Control/Status register in the PCI
Configuration registers space. Regardless of the
setting of PERREN, parity errors are always
reported by the PERR bit in the Control/Status
register in the PCI Configuration registers space.
PERRB is updated on the rising edge of PCICLK.
SERRB
OD
Output
T2
The active low system error signal (SERRB)
indicates an address parity error. Address parity
errors are detected when the even parity
calculations during the address phase do not
match the PAR signal. When the FREEDM-
32P256 detects a system error, SERRB is set
low for one PCICLK period.
SERRB is enabled by setting the SERREN bit in
the Control/Status register in the PCI
Configuration registers space. Regardless of the
setting of SERREN, parity errors are always
reported by the SERR bit in the Control/Status
register in the PCI Configuration registers space.
SERRB is an open drain output and is updated
on the rising edge of PCICLK.
M66EN
Input
AC2
The active high 66 MHz mode enable signal
(M66EN) reflects the speed of operation of the
PCI bus. M66EN should be set high for 66 MHz
operation on the PCI bus. M66EN should be set
low for 33 MHz operation on the PCI bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com