Electronic Components Datasheet Search
  English  ▼

X  

PM7382-PI Datasheet(PDF) 48 Page - PMC-Sierra, Inc

Part # PM7382-PI
Description  FRAME ENGINE AND DATA LINK MANAGER 32P256
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7382-PI Datasheet(HTML) 48 Page - PMC-Sierra, Inc

Back Button PM7382-PI Datasheet HTML 44Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 45Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 46Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 47Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 48Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 49Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 50Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 51Page - PMC-Sierra, Inc PM7382-PI Datasheet HTML 52Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 330 page
background image
RELEASED
PM7382 FREEDM-32P256
DATA SHEET
PMC-2010333
ISSUE 3
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
37
one flag byte must exist between HDLC packets for delineation. Contiguous flag
bytes, or all ones bytes between packets are used as an "inter-frame time fill".
Adjacent flag bytes may share zeros.
Figure 2 – HDLC Frame
Flag
Information
FCS
Flag
HDLC Packet
Flag
The CRC algorithm for the frame checking sequence (FCS) field is either a
CRC-CCITT or CRC-32 function. Figure 3 shows a CRC encoder block diagram
using the generating polynomial g(X) = 1 + g1X + g2X2 +…+ gn-1Xn-1 + Xn. The
CRC-CCITT FCS is two bytes in size and has a generating polynomial g(X) = 1 +
X5 + X12 + X16. The CRC-32 FCS is four bytes in size and has a generating
polynomial g(X) = 1 + X + X2 + X4 + X5 + X7 + X8 + X10 + X11 + X12 + X16 + X22
+ X23 + X26 + X32. The first FCS bit received is the residue of the highest term.
Figure 3 – CRC Generator
D0
D1
g1
D2
Dn-1
Message
Parity Check Digits
g2
gn-1
LSB
MSB
8.3 Receive Channel Assigner
The Receive Channel Assigner block (RCAS256) processes up to 32 serial links.
Links may be configured to support 2.048 or 8.192 Mbps H-MVIP traffic, to
support T1/J1/E1 channelised traffic or to support unchannelised traffic. When
configured to support 2.048 Mbps H-MVIP traffic, each group of 8 links share a
clock and frame pulse. All links configured for 8.192 Mbps H-MVIP traffic share
a common clock and frame pulse. For T1/J1/E1 channelised traffic or for
unchannelised traffic, each link is independent and has its own associated clock.
For each link, the RCAS256 performs a serial to parallel conversion to form data
bytes. The data bytes are multiplexed, in byte serial format, for delivery to the
Receive HDLC Processor / Partial Packet Buffer block (RHDL256) at SYSCLK
rate. In the event where multiple streams have accumulated a byte of data,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com