Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AK4342EN Datasheet(PDF) 36 Page - Asahi Kasei Microsystems

Part # AK4342EN
Description  24-Bit Stereo DAC with HP-AMP & 2V Line-Out
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AKM [Asahi Kasei Microsystems]
Direct Link  http://www.akm.com
Logo AKM - Asahi Kasei Microsystems

AK4342EN Datasheet(HTML) 36 Page - Asahi Kasei Microsystems

Back Button AK4342EN Datasheet HTML 32Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 33Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 34Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 35Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 36Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 37Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 38Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 39Page - Asahi Kasei Microsystems AK4342EN Datasheet HTML 40Page - Asahi Kasei Microsystems Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 43 page
background image
ASAHI KASEI
[AK4342]
MS0506-E-02
2006/07
- 36 -
Addr
Register Name
D7
D6
D5
D4
D3
D2
D1
D0
03H
Mode Control 2
PGAC
PTS1
PTS0
STS1
STS0
DATTC
BCKP
LRP
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
1
0
0
0
LRP: LRCK Polarity Select
0: Normal (Default)
1: Invert
BCKP: BICK Polarity Select
0: Normal (Default)
1: Invert
DATTC: DAC Digital Attenuator Control Mode Select
0: Independent (Default)
1: Dependent
At DATTC bit = “1”, ATTL7-0 bits control both Lch and Rch attenuation level, while register values of
ATTL7-0 bits are not written to ATTR7-0 bits. At DATTC bit = “0”, ATTL7-0 bits control Lch level and
ATTR7-0 bits control Rch level.
STS1-0: Soft mute cycle setting (See Table 7)
Default: “01” (1020LRCK at Normal Speed Mode)
PTS1-0: Select Transition time for AMUTE, LINL, LINR, RINL, RINR, DACLR, LPGA4-0, PGAL4-0,
PGAR4-0, LMUTE, HMUTEL and HMUTER (See Table 15)
Default: “00”
PGAC: PGA Control Mode Select
0: Independent (Default)
1: Dependent
At PGAC bit = “1”, PGL4-0 bits control both Lch and Rch attenuation level, while register values of
PGAL4-0 bits are not written to PGAR4-0 bits. At PGAC bit = “0”, PGAL4-0 bits control Lch level and
PGAR4-0 bits control Rch level.
Addr
Register Name
D7
D6
D5
D4
D3
D2
D1
D0
04H
Lch PGA Control
0
0
HMUTEL
PGAL4
PGAL3
PGAL2
PGAL1
PGAL0
05H
Rch PGA Control
0
0
HMUTER
PGAR4
PGAR3
PGAR2
PGAR1
PGAR0
R/W
RD
RD
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
1
1
1
0
0
1
PGAL4-0: Setting of analog volume for Lch (See Table 10)
HMUTEL: Mute control for HPL
0: Normal operation
PGAL4-0 bits control attenuation value.
1: Mute. (Default)
PGAL4-0 bits are ignored.
PGAR4-0: Setting of analog volume for Rch (See Table 10)
HMUTER: Mute control for HPR
0: Normal operation
PGAR4-0 bits control attenuation value.
1: Mute. (Default)
PGAR4-0 bits are ignored.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com