AK4342EN datasheet(42/43 Pages) AKM

42 / 43 page

ASAHI KASEI

[AK4342]

MS0506-E-02

2006/07

- 42 -

Revision History

Date (YY/MM/DD)

Revision

Reason

Page

Contents

06/04/26

First Edition

06/05/09

Change

description

SYSTEM DESIGN:

Figure 32: A 2

Ω resistor was added between

PVDD and HVDD pins and power

supply line.

Note: “A 2

Ω resistor should be added in series ∼

the current.” was added.

06/07/07

Error Correct

ANALOG CHARACTERISTICS:

Headphone-Amp;

THD+N (fs=44.1kHz, 0dBFS output):

typ. -20dB

-40dB

THD+N (fs=96kHz, 0dBFS output):

typ. -20dB

-40dB

Line Output;

THD+N (fs=96kHz, 0dBFS output):

typ. -85dB

-88dB

Headphone Output

1. Analog output volume;

See Table 12 and Table 15

See Table 2 and Table 15

Lineout amp

1. Analog volume for lineout;

See Table 12 and Table 15

See Table 2 and Table 15

Aux-out amp

Figure 19: (2) [AVCMN bit = “0”]

[AVCMN bit = “1”]

(3) [AVCMN bit = “1”]

[AVCMN bit =“0”]

Power-Up/Down Sequence:

Figure 20; The location of (4) in Figure 20 was

changed.

3-wire Serial Control Mode:

∼ 2-bit Chip address (Fixed to “10”)

∼ 2-bit Chip address (Fixed to “01”)

2C –bus Control Mode:

a. [The AK4342 supports

∼ (max.100kHz).] was

deleted.

b. [The AK4342 does not support a fast-mode

I2C-bus system (max.400kHz).]

[The AK4342 supports a fast-mode I2C-bus

system (max.400kHz).]

c. WRITE Operations;

[If the address exceeds 08H prior to

∼. ]

[If the address exceeds 09H prior to

∼.]

Addr=06H, PUT1-0:

See Table 12

See Table 13

AK4342EN Datasheet(PDF) 42 Page - Asahi Kasei Microsystems

AK4342EN Datasheet(HTML) 42 Page - Asahi Kasei Microsystems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL