| Electronic Components Datasheet Search |
|
AD3531 Datasheet(PDF) 32 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD3531 Datasheet(HTML) 32 Page - Analog Devices |
|
32 / 44 page ![]() Data Sheet AD3531/AD3531R REGISTER DETAILS analog.com Rev. 0 | 32 of 44 INTERFACE CONFIGURATION A REGISTER Address: 0x00, Reset: 0x10, Name: INTERFACE_CONFIG_A INTERFACE Configuration Settings 0 0 1 0 2 0 3 0 4 1 5 0 6 0 7 0 [7] SW_RESET (R/W) [0] RESET_SW (R/W) [6] RESERVED [3:1] RESERVED [5] ADDR_ASCENSION (R/W) [4] SDO_ENABLE (R/W) Table 11. Bit Descriptions for INTERFACE_CONFIG_A Bits Bit Name Description Reset Access 7 SW_RESET First of Two of SW_RESET Bits. This bit appears in two locations in this register. Both locations must be written at the same time to trigger a software reset of the part. All registers except for this register are reset to their default values. 0x0 R/W 6 RESERVED Reserved. 0x0 R 5 ADDR_ASCENSION Determines Sequential Addressing Behavior. 0x0 R/W 0: Address is Decremented by One When Streaming. 1: Address is Incremented by One When Streaming. 4 SDO_ENABLE SDO Pin Enable. 0: SDO pin disabled 1: SDO pin enabled 0x1 R/W [3:1] RESERVED Reserved. 0x0 R 0 RESET_SW Second of Two of SW_RESET Bits. This bit appears in two locations in this register. Both locations must be written at the same time to trigger a software reset of the part. All registers except for this register are reset to their default values. 0x0 R/W INTERFACE CONFIGURATION B REGISTER Address: 0x01, Reset: 0x00, Name: INTERFACE_CONFIG_B Additional INTERFACE Configuration Settings 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 [7] SINGLE_INST (R/W) [2:0] RESERVED [6:4] RESERVED [3] SHORT_INSTRUCTION (R) Table 12. Bit Descriptions for INTERFACE_CONFIG_B Bits Bit Name Description Reset Access 7 SINGLE_INST Select Streaming or Single Instruction Mode. 0x0 R/W 0: Streaming Mode is Enabled. The address increments/decrements as successive data bytes are received. 1: Single Instruction Mode is Enabled. [6:4] RESERVED Reserved. 0x0 R 3 SHORT_INSTRUCTION Set the Instruction Phase Address to 7 or 15-bits. 0x0 R/W 0: 15-bit Addressing. 1: 7-bit Addressing. [2:0] RESERVED Reserved. 0x0 R DEVICE CONFIGURATION REGISTER Address: 0x02, Reset: 0x00, Name: DEVICE_CONFIG |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |