Electronic Components Datasheet Search
  English  ▼

X  

ACT4911 Datasheet(PDF) 23 Page - Qorvo, Inc

Part # ACT4911
Description  Power Loss Protection with 6A eFuse
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QORVO [Qorvo, Inc]
Direct Link  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT4911 Datasheet(HTML) 23 Page - Qorvo, Inc

Back Button ACT4911 Datasheet HTML 19Page - Qorvo, Inc ACT4911 Datasheet HTML 20Page - Qorvo, Inc ACT4911 Datasheet HTML 21Page - Qorvo, Inc ACT4911 Datasheet HTML 22Page - Qorvo, Inc ACT4911 Datasheet HTML 23Page - Qorvo, Inc ACT4911 Datasheet HTML 24Page - Qorvo, Inc ACT4911 Datasheet HTML 25Page - Qorvo, Inc ACT4911 Datasheet HTML 26Page - Qorvo, Inc ACT4911 Datasheet HTML 27Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
Data Sheet Rev. C, August 2021 | Subject to change without notice
23 of 33
www.qorvo.com
ACT4911
Power Loss Protection with 6A eFuse
®
Input Capacitor Selection
There are no special considerations for the boost
converter input capacitor. The IC topology uses the
buck converter output capacitor for the boost input
capacitor. Proper selection of the buck converter output
capacitor automatically results in an acceptable boost
converter input capacitor.
Output Inductor Selection
There are no special considerations for the boost
converter inductor. The IC topology uses the buck
converter inductor for the boost converter inductor.
Proper selection of the buck converter output capacitor
automatically results in an acceptable boost converter
input capacitor.
Output Capacitor Selection
The IC topology uses the buck converter input capacitor
for the boost converter output capacitor. Note that the
storage capacitors are also included in the boost
converter output capacitors. Proper selection of the
buck converter input capacitor typically results in an
acceptable boost converter output capacitor. The boost
output capacitor has two criteria. The first is that it must
consist of at least 10µF of high quality X5R or X7R
ceramic capacitance placed directly between the STR
pin and PGND. The second criteria is that the sum of
the ceramic capacitor and storage capacitors must be
greater than 100µF. There is no requirement for the
additional capacitance dielectric material. This provides
flexibility for the storage capacitors, which allows the
use of super capacitors, electrolytic, polymer, Tantalum,
ceramic, or any capacitors in the design.
Output Voltage UVLO Setting
The storage capacitor power good signal indicates that
the STR voltage is above the UVLO threshold. The
UVLO threshold is shared with the storage capacitor
health check, and is set by the I2C register HMON_THR
[3:0]. The default value is determined by the IC’s
specific CMI option.
Table 6: Storage Capacitor PG Threshold
HMON_THR[2:0]
HMON_THR[3]
0
1
000
95.0%
96.6%
001
95.2%
96.8%
010
95.4%
97.0%
011
95.6%
97.2%
100
95.8%
97.4%
101
96.0%
97.6%
110
96.2%
97.8%
111
96.4%
98.0%
STORAGE CAPACITOR HEALTH
MONITOR
General Description
The ACT4911 has an internal health monitor for the
storage capacitors. It applies a constant current sink to
the capacitors and monitors the voltage drop. If the
voltage drops below a predetermined threshold, the IC
asserts nIRQ to indicate that the storage capacitance
has dropped below the allowable threshold. Health
monitoring is completely autonomous, but can also be
manually initiated by the system uP. Health monitoring
can also be configured so that it is only a manual
operation so it can be triggered on demand to avoid any
critical
system
operations.
The
health
monitor
parameters are adjustable via I2C registers to allow
flexibility for different capacitor values.
Health Monitor Algorithm
The health check algorithm sinks 10mA into the STR pin
for a time determined by I2C register HMON_TSET. It
then sinks 50mA for 200us. It monitors the voltage on
the STR pin, and if the voltage drops more than the
percentage set by I2C register HMON_THR, it asserts
nIRQ low and sets the fault bit. The IC’s specific CMI
option sets the default HMON_TSET and HMON_THR
settings. After the HMON_TSET time, the boost turns
back on to recharge the storage capacitor.
The health check function can be enabled and disabled
by the DIS_HEALTH_CHK bit (0x1Fh [5]). It also can be
forced to perform a one-shot health check by the
FORCE_HLTHCHK bit (0x0Ah [1]). Forcing a single
health check is valid even when the DIS_HEALTH_CHK
bit =1. If set in continuous mode, the IC performs a
health check every 4 minutes. This timing can be
configured for every 8 minutes or 16 minutes by bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com