AX88780 datasheet(34/55 Pages) ASIX

34 / 55 page

AX88780

ASIX ELECTRONICS CORPORATION

5.0 PHY Register

AX88780 is built a high performance 10/100M PHY for cost-effective. Driver can access these registers of PHY by

in-directed mechanism. For write operation, software firstly sets data to MDIODP register, then sets index and write enable

bit to MDIOCTRL register. AX88780 will access PHY by internal interface and clear the write enable bit whenever the

operation finished.

For read operation, driver sets the index and read enable bit to MDIOCTRL register, then polls the

read-enable bit. The returned data will be put in MDIODP register whenever the read-enable bit is cleared.

Table 9 : PHY Register Mapping

Index

Name

Description

0x00

BMCR

Basic Mode Control Register

0x01

BMSR

Basic Mode Status Register

0x02

PHYIDR0

PHY Identifier 0 Register

0x03

PHYIDR1

PHY Identifier 1 Register

0x04

ANAR

Auto-negotiation Advertisement Register

0x05

ANLPAR

Auto-negotiation Link Partner Ability Register

0x06

ANER

Auto-negotiation Expansion Register

The following abbreviations apply to below sections for detained register description.

Access type

R = read only

RW= read/write

Attribute:

LL = latch low

LH = latch high

SC = Self-clearing

PS = Value is permanently set

X = don’t care

5.1 BMCR--Basic Mode Control Register

Index = 0x00

Field

Name

Type

Default

Description

PHYRST

R/W

0, SC

Soft reset:

1 = software reset PHY, this bit will be cleared when reset finish.

0 = normal operation

LOOPBACK

R/W

Loop back operation:

1 = Loop back enable

0 = Loop back disable

SPDSEL

R/W

Speed selection:

1 = 100Mb/s

0 = 10Mb/s

AUTONEG_EN RW

Auto-negotiation enable:

1 = enable, bit8 and bit13 will be ignored when this bit is enabled.

0 = disable, bit8 and bit13 of this register determine the link speed and

mode.

PHYPWDN

R/W

Power down:

1 = power-down enable

0 = normal operation

Reserved

AUTONEG_RS R/W

Auto-negotiation restart:

1=Restart auto-negotiation, this bit will be cleared when finish negotiation.

0=normal operation

DPLX

R/W

Duplex mode:

AX88780 Datasheet(PDF) 34 Page - ASIX Electronics Corporation

AX88780 Datasheet(HTML) 34 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL