| Electronic Components Datasheet Search |
|
ES9016 Datasheet(PDF) 14 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9016 Datasheet(HTML) 14 Page - ESS Technology,Inc |
|
14 / 38 page ![]() 3.2 March 26, 2021 ES9016K2M Datasheet ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643- 8800 • www.esstech.com 14 Register #6: Soft Volume Control 3 and De-emphasis 8 bit, Read-Write Register, Default = 0x4A Bits [7] [6] [5] [4] [3] [2] [1] [0] Mnemonic spdif_auto_deemph deemph_bypass deemph_sel reserved * vol_rate Default 0 1 0 0 1 0 1 0 Bit Mnemonic Description [7] spdif_auto_deemph 1'b0 disables automatic de-emphasis select in SPDIF mode (default) 1'b1 enables automatic de-emphasis select in SPDIF mode [6] deemph_bypass 1'b0 enables de-emphasis filters 1'b1 disabled de-emphasis filters (default) [5:4] deemph_sel 2’b00 = 32kHz (default) 2’b01 = 44.1kHz 2’b10 = 48kHz 2’b11 = RESERVED [3] reserved * Must be left as 1'b1 for normal operation [2:0] vol_rate 3'd2 by default Sets the volume ramp rate to 0.0078125 x fs / 2(vol_rate-5) dB/s * All Reserved Bits in Register #6 must be set to the indicated logic level to ensure correct device operation. Register #7: General Settings 8 bit, Read-Write Register, Default = 0x80 Bits [7] [6] [5] [4] [3] [2] [1] [0] Mnemonic reserved filter_shape reserved * iir_bw mute Default 1 0 0 0 0 0 0 0 Bit Mnemonic Description [7] reserved * [6:5] filter_shape 2'd0 = fast rolloff (default) 2'd1 = slow rolloff 2'd2 = minimum phase 2'd3 = reserved [4] reserved [3:2] iir_bw 2'd0 = 1.0757 x fs or 47.44kHz (fs = 44.1kHz) - Normal mode (default) 2'd1 = 1.1338 x fs or 50kHz (fs = 44.1kHz) 2'd2 = 1.3605 x fs or 60kHz (fs = 44.1kHz) 2'd3 = 1.5873 x fs or 70kHz (fs = 44.1kHz) [1:0] mute This is a soft mute, which uses the ramping volume control. mute[0] • 1’b0: Channel 1 (default of left channel) unmuted (default) • 1’b1: Channel 1 (default of left channel) muted mute[1] • 1’b0: Channel 2 (default of right channel) unmuted (default) • 1’b1: Channel 2 (default of right channel) muted * All Reserved Bits in Register #7 must be set to the indicated logic level to ensure correct device operation. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |