www.ti.com

ADS5232

SBAS294A – JUNE 2004 – REVISED MARCH 2006

TIMING CHARACTERISTICS (continued)

Typical values at T

A = +25°C, AVDD = VDRV = 3.3V, sampling rate and PLL state are as indicated, input clock at 50% duty

cycle, and total capacitive loading = 10pF, unless otherwise noted.

PARAMETER

MIN

TYP

MAX

UNITS

50MSPS With PLL ON

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

3.2

4.5

ns

t2 Data Hold Time

10

11

ns

tD Data Latency

6

Clocks

tDR, tDF Data Rise/Fall Time

0.5

2

3

ns

Data Valid (DV) Duty Cycle

30

40

55

%

tDV Input Clock Rising to DV Fall Edge

11.5

13.5

15.5

ns

40MSPS With PLL ON

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

3.7

5.5

ns

t2 Data Hold Time

11.5

13.5

ns

tD Data Latency

6

Clocks

tDR, tDF Data Rise/Fall Time

0.5

2

3

ns

Data Valid (DV) Duty Cycle

30

40

55

%

tDV Input Clock Rising to DV Fall Edge

13.5

16

18.5

ns

30MSPS With PLL OFF

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

8

10

ns

t2 Data Hold Time

14

19

ns

tD Data Latency

6

Clocks

tDR, tDF Data Rise/Fall Time

0.5

2

3.5

ns

Data Valid (DV) Duty Cycle

30

45

55

%

tDV Input Clock Rising to DV Fall Edge

16

19

21

ns

20MSPS With PLL ON

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

10

12

ns

t2 Data Hold Time

20

25

ns

tD Data Latency

6

Clocks

tDR, tDF Data Rise/Fall Time

0.5

2

3.5

ns

Data Valid (DV) Duty Cycle

30

45

55

%

tDV Input Clock Rising to DV Fall Edge

20

25

30

ns

20MSPS With PLL OFF

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

10

12

ns

t2 Data Hold Time

20

25

ns

tD Data Latency

6

Clocks

tDR, tDF Data Rise/Fall Time

0.5

2

3.5

ns

Data Valid (DV) Duty Cycle

30

45

55

%

tDV Input Clock Rising to DV Fall Edge

20

25

30

ns

2MSPS With PLL OFF

tA Aperture Delay

2.1

ns

Aperture Jitter

1.0

ps

t1 Data Setup Time

150

200

ns

8

Submit Documentation Feedback