Electronic Components Datasheet Search
  English  ▼

X  

PCI2040 Datasheet(PDF) 32 Page - Texas Instruments

Part # PCI2040
Description  PCI-DSP Bridge Controller
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCI2040 Datasheet(HTML) 32 Page - Texas Instruments

Back Button PCI2040 Datasheet HTML 28Page - Texas Instruments PCI2040 Datasheet HTML 29Page - Texas Instruments PCI2040 Datasheet HTML 30Page - Texas Instruments PCI2040 Datasheet HTML 31Page - Texas Instruments PCI2040 Datasheet HTML 32Page - Texas Instruments PCI2040 Datasheet HTML 33Page - Texas Instruments PCI2040 Datasheet HTML 34Page - Texas Instruments PCI2040 Datasheet HTML 35Page - Texas Instruments PCI2040 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 79 page
background image
4−1
4 PCI2040 Programming Model
This section describes the PCI2040 PCI configuration registers that make up the 256-byte PCI configuration header.
A brief description is provided for each register, followed by the register offset and a default state for each register.
The bit table also has reserved fields that contain read-only reserved bits. These bits return 0s when read.
4.1
PCI Configuration Registers
The PCI2040 is a device that interfaces the PCI bus to the 8-bit or 16-bit HPI port of Texas Instruments C54x or C6x
family of DSP processors. The configuration header is compliant with the PCI Local Bus Specification.
The configuration header is compliant with the PCI Local Bus Specification as a type 0 bridge header, and is PC98/99
compliant as well. Table 4−1 shows the PCI configuration header, which includes both the predefined portion of the
configuration space and the user-definable registers.
Table 4−1. PCI Configuration Registers
REGISTER NAME
OFFSET
Device ID
Vendor ID
00h
Status
Command
04h
Class code
Revision ID
08h
BIST
Header type
Latency timer
Cache line size
0Ch
HPI CSR memory base address
10h
Control space base address
14h
GPBus base address
18h
Reserved
1Ch
Reserved
20h
Reserved
24h
Reserved
28h
Subsystem ID
Subsystem vendor ID
2Ch
Reserved
30h
Reserved
Reserved
Reserved
Capability pointer
34h
Reserved
38h
Max_Lat
Min_GNT
Interrupt pin
Interrupt line
3Ch
Reserved
Reserved
40h
GPIO output data
GPIO direction control
GPIO input data
GPIO select
44h
Reserved
Reserved
Reserved
GPIO interrupt type
48h
Diagnostic
Reserved
Miscellaneous control
4Ch
Power management capabilities
PM next-item pointer
PM capability ID
50h
Reserved
PM control/status
54h
HPI CSR I/O base address
58h
Reserved
HS_CSR
HS next-item pointer
HS capability ID
5Ch
Reserved
Reserved
Reserved
Reserved
60h
Reserved
64h−FFh
NOTE: Optional registers not implemented for PCI2040 return 0s when read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com