Electronic Components Datasheet Search
  English  ▼

X  

ZL40262 Datasheet(PDF) 12 Page - Microchip Technology

Part # ZL40262
Description  Two Output Ultra-Low Additive Phase Noise PCIe
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ZL40262 Datasheet(HTML) 12 Page - Microchip Technology

Back Button ZL40262 Datasheet HTML 8Page - Microchip Technology ZL40262 Datasheet HTML 9Page - Microchip Technology ZL40262 Datasheet HTML 10Page - Microchip Technology ZL40262 Datasheet HTML 11Page - Microchip Technology ZL40262 Datasheet HTML 12Page - Microchip Technology ZL40262 Datasheet HTML 13Page - Microchip Technology ZL40262 Datasheet HTML 14Page - Microchip Technology ZL40262 Datasheet HTML 15Page - Microchip Technology ZL40262 Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 36 page
background image
ZL40262
DS20006843A-page 12
2024 Microchip Technology Inc. and its subsidiaries.
2.3
Termination of Unused Inputs and Outputs
Unused outputs should be left unconnected.
2.4
Power Consumption
The device total power consumption can be calculated as:
EQUATION 2-1:
Where:
Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors
from the power consumption:
EQUATION 2-2:
Where:
2.5
Power Supply Filtering
Each power pin (VDD and VDDO) should be decoupled with 0.1 µF capacitor with minimum equivalent series resistance
(ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating
could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise
from adjacent digital components on the board, each power supply could optionally be further insulated with low resis-
tance ferrite bead with 10 µF and 1 µF capacitors. Figure 2-8 shows the standard and optional decoupling method.
PS = VDD × IS
Core power consumed by the input buffer. The static cur-
rent (IS) is specified in Table 4.
PC = VDDO × IDD_CM
Common output power shared between two outputs. The
current IDD_CM is specified in Table 4.
PO_DIF = VDDO × IDD_HCSL × N
Output power where output current per output
(IDD_HCSL) is specified in Table 4.
N is number of enabled outputs.
PHCSL = (VSW / 50Ω)2 x (50Ω + 33Ω)
VSW is voltage swing of HCSL output. 50Ω is termination
resistance and 33Ω is series resistance of the HCSL out-
put.
PT PS PC PO_DIFF
+
+
=
PD PT N PHCSL
–
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com