Electronic Components Datasheet Search
  English  ▼

X  

PCM4222 Datasheet(PDF) 34 Page - Texas Instruments

Part # PCM4222
Description  High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM4222 Datasheet(HTML) 34 Page - Texas Instruments

Back Button PCM4222 Datasheet HTML 30Page - Texas Instruments PCM4222 Datasheet HTML 31Page - Texas Instruments PCM4222 Datasheet HTML 32Page - Texas Instruments PCM4222 Datasheet HTML 33Page - Texas Instruments PCM4222 Datasheet HTML 34Page - Texas Instruments PCM4222 Datasheet HTML 35Page - Texas Instruments PCM4222 Datasheet HTML 36Page - Texas Instruments PCM4222 Datasheet HTML 37Page - Texas Instruments PCM4222 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 44 page
background image
www.ti.com
PCM4222
Dividedby2
MCKI
BCK
LRCK
DIX4192
or
SRC4392
512f (Normal)
S
256f (DoubleSpeed)
S
128f (QuadSpeed)
S
Master
Clock
MCLK
DATA
BCKA
LRCKA
SDINA
PCM4222
SBAS399A – OCTOBER 2006 – REVISED MARCH 2007
VDDPCM4222 = VIODIX4192 or SRC4392.
Audio data format if I2S or Left Justified.
Interface supports ADC Slave or Master configurations, depending on DIX4192, SRC4382, or SRC4392 register
setup.
Figure 54. Interfacing the PCM4222 to a DIT4192, SRC4382, or SRC4392
Table 12. Register Configuration Sequence for an ADC Master Mode Interface
REGISTER ADDRESS (hex)
REGISTER DATA (hex)
COMMENTS
7F
00
Select Register Page 0
00
Port A is Slave mode with Left-Justified audio data format, or
03
01
Port A is Slave mode with I2S Data format
04
00
Default for Port A Slave mode operation
64
Divide MCLK by 512 for Normal sampling,or
07
24
Divide MCLK by 256 for Double Speed Sampling, or
04
Divide MCLK by 128 for Quad Speed sampling
08
00
Line Driver and AESOUT buffer enabled
Data buffers on Register Page 2 are the source for the DIT
09
01
channel status (C) and user (U) data
01
34
Power up Port A and the DIT
Table 13. Register Configuration Sequence for an ADC Slave Mode Interface
REGISTER ADDRESS (hex)
REGISTER DATA (hex)
COMMENTS
7F
00
Select Register Page 0
08
Port A is Master mode with Left-Justified audio data format, or
03
09
Port A is Master mode with I2S Data format
03
Divide MCLK by 512 for Normal sampling, or
04
01
Divide MCLK by 256 for Double Speed sampling, or
00
Divide MCLK by 128 for Quad Speed sampling
64
Divide MCLK by 512 for Normal sampling,or
07
24
Divide MCLK by 256 for Double Speed Sampling, or
04
Divide MCLK by 128 for Quad Speed sampling
08
00
Line Driver and AESOUT buffer enabled
Data buffers on Register Page 2 are the source for the DIT
09
01
channel status (C) and user (U) data
01
34
Power up Port A and the DIT
34
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com