| Electronic Components Datasheet Search |
|
LM5171 Datasheet(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM5171 Datasheet(HTML) 40 Page - Texas Instruments |
|
40 / 89 page ![]() A A 1 A DATA REGADDR A S DATA REGADDR+n-1 A DATA REGADDR+n Ā P S 7-bit target Address 0 8-bit Register Address write 7-bit target Address read DATA REGADDR+1 A From controller to target From target to controller S A P Start Acknowlege Stop Ā Not Acknowlege Figure 7-5. Sequential READ Starting From A Defined Register Address 7.7 Single WRITE to a Defined Register Address Figure 7-6 shows the format of a single write to a defined register address. First, the Controller issues a start condition followed by a seven-bit I 2 C address. Next, the Controller writes a zero to signify that it wishes to conduct a write operation. Upon receiving an acknowledge from the Peripheral, the Controller sends the eight-bit register address across the bus. Following a second acknowledge the device sets the I 2 C register address to the defined value and the Controller writes the eight-bit data value. Upon receiving a third acknowledge the device auto increments the I 2 C register address by one and the Controller issues a stop condition. This action concludes the register write. 7-bit target Address 0 A 8-bit Register Address A DATA REGADDR A S P write From controller to target From target to controller S A P Start Acknowlege Stop Ā Not Acknowlege Figure 7-6. Single WRITE to Defined Register Address 7.8 Sequential WRITE Starting From A Defined Register Address A sequential write operation is an extension of the single write protocol and shown in Figure 7-7 . If the Controller does not send a stop condition after the device has issued an ACK, the device auto increments the register address by one and the Controller writes to the next register. 7-bit target Address 0 A 8-bit Register Address A DATA REGADDR A S DATA REGADDR+n-1 A DATA REGADDR+n A P write DATA REGADDR+1 A From controller to target From target to controller S A P Start Acknowlege Stop Ā Not Acknowlege Figure 7-7. Sequential WRITE Starting At A Defined Register Address LM5171-Q1 SNVSC75B – APRIL 2023 – REVISED SEPTEMBER 2025 www.ti.com 40 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: LM5171-Q1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |