DM505 datasheet(186/295 Pages) TI2

186 / 295 page

186

DM505

SPRS976E – NOVEMBER 2016 – REVISED MAY 2018

www.ti.com

Submit Documentation Feedback

Detailed Description

For more information about C66x debug/trace support, see chapter On-Chip Debug Support of the device

TRM.

6.4

IPU

The Imaging Processor Unit (IPU) subsystem contains two Arm® Cortex-M4 cores (IPU_C0 and IPU_C1)

that share a common level 1 (L1) cache (called unicache). The two Cortex-M4 cores are completely

homogeneous to one another. Any task possible using one Cortex-M4 core is also possible using the

other Cortex-M4 core. Both Cortex-M4 cores could be used for tasks such as running RTOS, controlling

ISP, SIMCOP, DSS, and other functions. It is software responsibility to distribute the various tasks

between the Cortex-M4 cores for optimal performance. The integrated interrupt handling of the IPU

subsystem allows it to function as an efficient control unit.

IPU is the boot master of this device with its own boot ROM.

The key features of the IPU subsystem are:

•

Two Arm Cortex-M4 microprocessors (IPU_C0 and IPU_C1):

–

Armv7-M and Thumb®-2 instruction set architecture (ISA)

–

Armv6 SIMD and digital signal processor (DSP) extensions

–

Single-cycle MAC

–

Integrated nested vector interrupt controller (NVIC) (also called IPU_Cx_INTC, where x = 0, 1)

–

Integrated bus matrix:

•

Bus arbiter

•

Bit-banding – atomic bit manipulation

•

Write buffer

•

Memory interface (I and D) plus system interface (S) and private peripheral bus (PPB)

–

Registers:

•

Thirteen general-purpose 32-bit registers

•

Link register (LR)

•

Program counter (PC)

•

Program status register, xPSR

•

Two banked SP registers

–

Integrated power management

–

Extensive debug capabilities

•

Unicache interface:

–

AHBLite to unicache interface

–

Instruction and data interface

–

Supports interleaved Cortex-M4 requests

•

L1 cache (IPU_UNICACHE):

–

32KiB divided into 16 banks

–

4-way

–

Runs at twice the Cortex-M4 CPU frequency

–

Cache configuration lock/freeze/preload

–

Internal MMU:

•

16-entry region-based address translation

•

Read/write control and access type control

•

Runs at twice the Cortex-M4 CPU frequency

•

Execute Never (XN) MMU protection policy

•

Little-endian format

–

OCP port for configuration and cache maintenance

•

Subsystem counter timer module (SCTM) connected to unicache

DM505 Datasheet(PDF) 186 Page - Texas Instruments

DM505 Datasheet(HTML) 186 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL