DM505 datasheet(145/295 Pages) TI2

145 / 295 page

Stop

Start

Repeated

Start

Stop

I2Ci_SDA

I2Ci_SCL

SPRS91v_I2C_01

145

DM505

www.ti.com

SPRS976E – NOVEMBER 2016 – REVISED MAY 2018

Submit Documentation Feedback

Specifications

Figure 5-38. I2C Receive Timing

Table 5-42 and Figure 5-39 assume testing over the recommended operating conditions and electrical

characteristic conditions below.

Table 5-42. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings(2)

NO.

PARAMETER

DESCRIPTION

STANDARD MODE

FAST MODE

UNIT

MIN

MAX

MIN

MAX

tc(SCL)

Cycle time, SCL

2.5

µs

tsu(SCLH-SDAL)

Setup time, SCL high before SDA low (for a

repeated START condition)

4.7

0.6

µs

th(SDAL-SCLL)

Hold time, SCL low after SDA low (for a

START and a repeated START condition)

0.6

µs

tw(SCLL)

Pulse duration, SCL low

4.7

1.3

µs

tw(SCLH)

Pulse duration, SCL high

0.6

µs

tsu(SDAV-SCLH)

Setup time, SDA valid before SCL high

250

100

th(SCLL-SDAV)

Hold time, SDA valid after SCL low (for I2C

bus devices)

3.45

0.9

µs

tw(SDAH)

Pulse duration, SDA high between STOP and

START conditions

4.7

1.3

µs

tr(SDA)

Rise time, SDA

1000

20 + 0.1Cb

(1)

300

tr(SCL)

Rise time, SCL

1000

20 + 0.1Cb

(1)

300

tf(SDA)

Fall time, SDA

300

20 + 0.1Cb

(1)

300

tf(SCL)

Fall time, SCL

300

20 + 0.1Cb

(1)

300

tsu(SCLH-SDAH)

Setup time, SCL high before SDA high (for

STOP condition)

0.6

µs

Capacitance for each I2C pin

DM505 Datasheet(PDF) 145 Page - Texas Instruments

DM505 Datasheet(HTML) 145 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL