Electronic Components Datasheet Search
  English  ▼

X  

DM505LRBABF Datasheet(PDF) 234 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 234 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 230Page - Texas Instruments DM505LRBABF Datasheet HTML 231Page - Texas Instruments DM505LRBABF Datasheet HTML 232Page - Texas Instruments DM505LRBABF Datasheet HTML 233Page - Texas Instruments DM505LRBABF Datasheet HTML 234Page - Texas Instruments DM505LRBABF Datasheet HTML 235Page - Texas Instruments DM505LRBABF Datasheet HTML 236Page - Texas Instruments DM505LRBABF Datasheet HTML 237Page - Texas Instruments DM505LRBABF Datasheet HTML 238Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 234 / 295 page
background image
A
B
C
D
E
F
qspi1_sclk
qspi1_rtclk
R2
R2
R1
QSPI device
clock input
QSPI device
IOx, CS#
qspi1_d[x], qspi1_cs[y]
0
*
Ω
10 Ω
10 Ω
Locate both R2 resistors
close together near the QSPI device
SPRS906_PCB_QSPI_01
234
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
•
The signal propagation delay from the qspi1_sclk signal to the series terminators (R2 = 10 Ω) near the
QSPI device must be < 450pS (~7cm as stripline or ~8cm as microstrip)
•
50 Ω PCB routing is recommended along with series terminations, as shown in Figure 7-19.
•
Propagation delays and matching:
–
A to C = C to D = E to F
–
Matching skew: < 60pS
–
A to B < 450pS
–
B to C = as small as possible (<60pS)
Figure 7-19. QSPI Interface High Level Schematic Mode 0 (POL=0, PHA=0)
NOTE
*0 Ω resistor (R1), located as close as possible to the qspi1_sclk pin, is placeholder for
finetuning if needed.
7.4.2.2
If QSPI is operated in Mode 3 (POL=1, PHA=1):
•
The qspi1_rtclk input can be left unconnected.
•
The signal propagation delay from the qspi1_sclk signal to the QSPI device CLK pin (A to C) must be
approximately equal to the signal propagation delay of the control and data signals between the QSPI
device and the SoC device (E to F, or F to E).
•
The signal propagation delay from the qspi1_sclk signal to the QSPI device CLK pin (A to C) must be
< 450pS (~7cm as stripline or ~8cm as microstrip).
•
50 Ω PCB routing is recommended along with series terminations, as shown in Figure 7-20.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com