 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA2SA Datasheet(PDF) 307 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA2SA Datasheet(HTML) 307 Page - Texas Instruments |
|
|
307 / 427 page  Copyright © 2015–2019, Texas Instruments Incorporated Timing Requirements and Switching Characteristics Submit Documentation Feedback Product Folder Links: TDA2SX TDA2SG TDA2SA TDA2HG TDA2HV TDA2HF TDA2LF 307 TDA2SX, TDA2SG, TDA2SA TDA2HG, TDA2HV, TDA2HF, TDA2LF www.ti.com SPRS951F – DECEMBER 2015 – REVISED MAY 2019 Table 7-103. Manual Functions Mapping for MMC1 BALL BALL NAME MMC1_DDR_MANUAL1 MMC1_SDR104_MANUAL1 CFG REGISTER MUXMODE A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps) 0 W6 mmc1_clk 1076 330 - - CFG_MMC1_CLK_IN mmc1_clk W6 mmc1_clk 1271 0 600 400 CFG_MMC1_CLK_OUT mmc1_clk Y6 mmc1_cmd 722 0 - - CFG_MMC1_CMD_IN mmc1_cmd Y6 mmc1_cmd 0 0 0 0 CFG_MMC1_CMD_OEN mmc1_cmd Y6 mmc1_cmd 0 0 0 0 CFG_MMC1_CMD_OUT mmc1_cmd AA6 mmc1_dat0 751 0 - - CFG_MMC1_DAT0_IN mmc1_dat0 AA6 mmc1_dat0 0 0 0 0 CFG_MMC1_DAT0_OEN mmc1_dat0 AA6 mmc1_dat0 20 0 30 0 CFG_MMC1_DAT0_OUT mmc1_dat0 Y4 mmc1_dat1 256 0 - - CFG_MMC1_DAT1_IN mmc1_dat1 Y4 mmc1_dat1 0 0 0 0 CFG_MMC1_DAT1_OEN mmc1_dat1 Y4 mmc1_dat1 0 0 0 0 CFG_MMC1_DAT1_OUT mmc1_dat1 AA5 mmc1_dat2 263 0 - - CFG_MMC1_DAT2_IN mmc1_dat2 AA5 mmc1_dat2 0 0 0 0 CFG_MMC1_DAT2_OEN mmc1_dat2 AA5 mmc1_dat2 0 0 0 0 CFG_MMC1_DAT2_OUT mmc1_dat2 Y3 mmc1_dat3 0 0 - - CFG_MMC1_DAT3_IN mmc1_dat3 Y3 mmc1_dat3 0 0 0 0 CFG_MMC1_DAT3_OEN mmc1_dat3 Y3 mmc1_dat3 0 0 0 0 CFG_MMC1_DAT3_OUT mmc1_dat3 7.22.2 MMC2 — eMMC MMC2 interface is compliant with the JC64 eMMC Standard v4.5 and it supports the following eMMC applications: • Standard JC64 SDR, 8-bit data, half cycle • High-speed JC64 SDR, 8-bit data, half cycle • High-speed JC64 DDR, 8-bit data • High-speed HS200 JC64 SDR, 8-bit data, half cycle NOTE For more information, see the eMMC/SD/SDIO chapter of the Device TRM. 7.22.2.1 Standard JC64 SDR, 8-bit data, half cycle Table 7-104 and Table 7-105 present Timing requirements and Switching characteristics for MMC2 - Standard SDR in receiver and Transmitter mode (see Figure 7-68 and Figure 7-69). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
