Electronic Components Datasheet Search
  English  ▼

X  

MP5611 Datasheet(PDF) 16 Page - Monolithic Power Systems

Part # MP5611
Description  2.9V to 5.2V Input, Triple-Output, 2.9V to 5.2V Input, Triple-Output,
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP5611 Datasheet(HTML) 16 Page - Monolithic Power Systems

Back Button MP5611 Datasheet HTML 12Page - Monolithic Power Systems MP5611 Datasheet HTML 13Page - Monolithic Power Systems MP5611 Datasheet HTML 14Page - Monolithic Power Systems MP5611 Datasheet HTML 15Page - Monolithic Power Systems MP5611 Datasheet HTML 16Page - Monolithic Power Systems MP5611 Datasheet HTML 17Page - Monolithic Power Systems MP5611 Datasheet HTML 18Page - Monolithic Power Systems MP5611 Datasheet HTML 19Page - Monolithic Power Systems MP5611 Datasheet HTML 20Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
MP5611
– 2.9V TO 5.2V INPUT, TRIPLE-OUTPUT, AMOLED POWER SUPPLY
MP5611 Rev. 1.0
MonolithicPower.com
16
12/16/2021
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2021 MPS. All Rights Reserved.
PCB Layout Guidelines
Efficient PCB layout and placement of the high-
frequency switching path are critical to prevent
noise and electromagnetic interference (EMI).
For the best results, refer to Figure 4 and follow
the guidelines below:
1. Place the input capacitors on PVIN and AVIN
as close as possible to the device.
2. Place the output capacitors on AVDD,
ELVDD, and ELVSS as close as possible to
the device.
3. Use short and wide traces to connect the
input capacitors on PVIN and AVIN.
4. Use short and wide traces to connect the
output capacitors on AVDD, ELVDD, and
ELVSS.
5. Connect the CT capacito
r’s negative terminal
directly to the AGND pin.
6. Keep the loop between SW2, L2, the PVIN
input capacitor, the ELVSS output capacitor,
and GND as short as possible due to the
high-frequency pulse current.
7. Connect
the IC’s exposed thermal pad to
AGND, PGND1, and PGND2.
1
2
3
4
12
11
10
9
SW1
PGND1
ELVDD
FB
PVIN
SW2
ELVSS
CTRL
GND
VIN
VIN
GND
AVDD
Top
Bottom
L1
L3
L2
C1
C2
C3
C5
C4
C7
C6
C8
D1
Figure 4: Recommended PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com