Electronic Components Datasheet Search
  English  ▼

X  

MP5611 Datasheet(PDF) 6 Page - Monolithic Power Systems

Part # MP5611
Description  2.9V to 5.2V Input, Triple-Output, 2.9V to 5.2V Input, Triple-Output,
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP5611 Datasheet(HTML) 6 Page - Monolithic Power Systems

Back Button MP5611 Datasheet HTML 2Page - Monolithic Power Systems MP5611 Datasheet HTML 3Page - Monolithic Power Systems MP5611 Datasheet HTML 4Page - Monolithic Power Systems MP5611 Datasheet HTML 5Page - Monolithic Power Systems MP5611 Datasheet HTML 6Page - Monolithic Power Systems MP5611 Datasheet HTML 7Page - Monolithic Power Systems MP5611 Datasheet HTML 8Page - Monolithic Power Systems MP5611 Datasheet HTML 9Page - Monolithic Power Systems MP5611 Datasheet HTML 10Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
MP5611
– 2.9V TO 5.2V INPUT, TRIPLE-OUTPUT, AMOLED POWER SUPPLY
MP5611 Rev. 1.0
MonolithicPower.com
6
12/16/2021
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2021 MPS. All Rights Reserved.
ELECTRICAL CHARACTERISTICS (continued)
VIN = 3.7V, VELVDD/ELVSS/AVDD = default, TA = -40°C to +85°C, unless otherwise noted.
Parameter
Symbol
Condition
Min
Typ
Max
Units
CTRL Interface
Logic high voltage
VH
1.35
V
Logic low voltage
VL
0.4
V
Pull-down resistor
R
500
k
Ω
Initialization time
tINIT
340
470
μs
Shutdown period (5)
tOFF
30
80
μs
Pulse high-level period (5)
tHIGH
2
10
25
μs
Pulse low-level period (5)
tLOW
2
10
25
μs
Data storage and
acceptance period (5)
tSTORE
30
80
μs
Notes:
5) Guaranteed by characterization. Not tested in production.
6) When VIN is between 4.3V and 4.5V, ELVDD line regulation increases since VIN is close to ELVDD’s VOUT.
7) To improve ELVSS line regulation in heavy load when VIN < 3.5V, use an external Schottky diode as a rectifier between ELVSS and SW2.
TIMING DIAGRAM
CTRL
VELVDD
tINIT
10ms
-4V
tLOW tHIGH
tOFF
tSTORE
tSET
VELVSS
-6.2V
4.6V
Figure 1: Digital Interface (CTRL) Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com