Electronic Components Datasheet Search
  English  ▼

X  

SL811ST Datasheet(PDF) 12 Page - Cypress Semiconductor

Part # SL811ST
Description  SL811S/T USB Dual Speed Slave Controller
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

SL811ST Datasheet(HTML) 12 Page - Cypress Semiconductor

Back Button SL811ST Datasheet HTML 8Page - Cypress Semiconductor SL811ST Datasheet HTML 9Page - Cypress Semiconductor SL811ST Datasheet HTML 10Page - Cypress Semiconductor SL811ST Datasheet HTML 11Page - Cypress Semiconductor SL811ST Datasheet HTML 12Page - Cypress Semiconductor SL811ST Datasheet HTML 13Page - Cypress Semiconductor SL811ST Datasheet HTML 14Page - Cypress Semiconductor SL811ST Datasheet HTML 15Page - Cypress Semiconductor SL811ST Datasheet HTML 16Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 27 page
background image
SL811S/T
Document #: 38-08009 Rev. **
Page 12 of 27
5.4
USB Control Registers
The USB Control registers manage communication and data flow on the USB. Each USB device is composed of a collection of
independently operating endpoints. Each endpoint has a unique identifier, which is the Endpoint Number. For more details about
USB endpoints, please refer to the USB Specification 1.1, Section 5.3.1.
The control and status registers are mapped as follows:
5.4.1
Control Register, Address [05H]
The Control Register enables/disables USB transfers and DMA Operations with control bits.
Bit 0 should be set to ‘1’ to enable USB communication. The default is zero on power up.
Bit 1 is a DMA enable bit. DMA is initiated when DMA Count High is written.
Bit 2 sets the direction for DMA transfer.
Bits 3 – 4. The J-K force state control bits can be used to generate various USB bus conditions. Forcing K-state can be used for
Peripheral device remote wake-up, Resume and other modes. These two bits are set to zero on power up.
Register Name
Address (in Hex)
Control Register
05 h
Interrupt Enable Register
06 h
USB Address Register
07 h
Interrupt Status Register
0D h
Current Data Set Register
0E h
SOF Low Byte Register
15 h
SOF High Byte Register
16 h
DMA Total Count Low Byte Register
35 h
DMA Total Count High Byte Register
36 h
Bit Position
Bit Name
Function
0
USB Enable
Overall Enable for transfers. '1' enables, '0' disables.
1
DMA Enable
Enable DMA Operation when ‘1’. Disable = ‘0’.
2
DMA Dir
DMA transfer direction bit. Set ‘1’ for DMA read cycles from SL811S, Set ‘0’ for DMA
write cycles.
3
J-K0
J-K Force State Bit 0. [See Force State Table]
4
J-K1
J-K Force State Bit 1.
5
SPSEL
Speed Select. ‘0’ select FS. ‘1’ select LS
6
STBYD
XCVR Power control. ‘1’ sets XCVR to low power. Normally ‘0’. Suspend mode is entered
if Bit 6 is set = ‘1’ and Bit 0 (USB Enable) is set = ‘0’.
7
Reserved
Reserved bit - must be set to '0'.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com