Electronic Components Datasheet Search
  English  ▼

X  

ZIOL2201 Datasheet(PDF) 45 Page - Renesas Technology Corp

Part # ZIOL2201
Description  IO-Link Compliant HV Line Driver IC Family
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZIOL2201 Datasheet(HTML) 45 Page - Renesas Technology Corp

Back Button ZIOL2201 Datasheet HTML 41Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 42Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 43Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 44Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 45Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 46Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 47Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 48Page - Renesas Technology Corp ZIOL2201 Datasheet HTML 49Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 92 page
background image
ZIOL2xxx Datasheet
© 2016 Integrated Device Technology, Inc.
45
April 26, 2016
Figure 3.14 Interrupt (INT_L pin) and Wake-up (WURQ_L pin) Signaling
1
reset OVL/OVT counter only
COM OFF if IRQ_LOCK_COM == 1
AUX
OFF if IRQ_LOCK_AUX == 1
Both
OFF if IRQ_LOCK_OVT == 1
or
(COM and
IRQ_POWER_FAIL == 1
AUX)
1
AND
(8x)
8
8
NOR
8
IRQ
INT_L pin
(low active)
MON_RST_LOCK_OVT
MON_RST_LOCK_COM
MON_RST_LOCK_AUX
MON_RST_WURQ
MON_RST_POWER_FAIL
reserved
reserved
reserved
MON_RST_LOCK_WURQ [16]
>S<
0
7
bit
reset
0
6
5
4
3
2
1
0
0
0
0
0
0
0
w / pulse
Memory
Control
8
IRQ_EN_LOCK_OVT
IRQ_EN_LOCK_COM
IRQ_EN_LOCK_AUX
IRQ_EN_EEPROM2_ERR
IRQ_EN_EEPROM_ERR
IRQ_EN_VALID_FLAG_ERR
IRQ_EN_WURQ
IRQ_EN_POWER_FAIL
IRQ_ENABLE [0]
>C<
0
7
bit
reset
1
6
5
4
3
2
1
1
1
1
1
1
1
1
r / w
WURQ_L pin config
DC/DC converter
AUX_LOCK Circuit
COM_LOCK Circuit
OVT_LOCK Circuit
Power Fail Detection
set
clear
set
clear
set
clear
set
clear
A write access to the MON_RST_LOCK_WURQ/MON_RST_COUNT
register leads to a reset of the circuit that is associated with the for this
partial functionality assigned register bit if the write-data contain a 1 at to
this bit corresponding bit position.
For example, writing 0x08 to MON_RST_LOCK_WURQ will reset a
detected WURQ exception but not a possibly performed lock with respect to
the COM-channel, AUX-channel, and the over-temp detection circuit.
WURQ
INT_L pin
(low active)
INL_L pin config
WURQDETECT_LVL
WURQDETECT_CURRENT
WURQSOURCE
IRQ_NOREG
BOTH_CHANNEL_LOCK
DCDC_READY_DELAY
WURQ_PAD_MODE
IRQ_PAD_MODE
IRQ_WURQ_CTRL [14]
>C<
0
7
bit
reset
0
6
5
4
3
2
1
0
1
0
0
0
0
0
r / w
Driver OFF
Partial Reset via SPI
IRQ_LOCK_OVT
IRQ_LOCK_COM
IRQ_LOCK_AUX
IRQ_EEPROM2_ERR
IRQ_EEPROM_ERR
IRQ_VALID_FLAG_ERR
IRQ_WURQ
IRQ_POWER_FAIL
IRQ_STATUS [18]
>S<
0
7
bit
reset
0
6
5
4
3
2
1
0
0
0
0
0
0
0
r / rst
Internal IC
Sensors for
Overload and
Over-
temperature
dectection
lock circuit reset (influences also reg[18])
MON_RST_OVT
MON_RST_COM_LS
MON_RST_COM_HS
MON_RST_AUX_LS
MON_RST_AUX_HS
reserved
reserved
reserved
MON_RST_COUNT [17]
>S<
0
7
bit
reset
0
6
5
4
3
2
1
0
0
0
0
0
0
0
w / pulse
Driver
Protection
Circuit
4
State Signals
WURQ Detection
set
clear
The WURQ indication is a dedicated IO-Link functionality. A WURQ event is indicated if an over current situation
with a determined timing – regarding to IO-Link Communication Specification happened on one of the output
driver stages (refer to chapter 3.3.4, 3.3.10.1 and 8). A WURQ event will be created if there is either a timely
limited (typical 80µs) different logical value between the logical output value of the driver and the received logical
value from the line or an also timely limited (typical 80µs) over-current at the considered channel. It can be
configured whether the first or the last or both conditions lead to a WURQ event.
3.3.10.2. IC Lock Mode Configuration and Monitoring
If the current through the output driver exceeds the configured limit, an exception will be generated. In addition to
that and depending on the Ics configuration, the lock mode operation which corresponds to the overloaded
channel can be performed (refer to Figure 3.15 and Figure 3.16). The above mentioned lock mode operation is
activated if either one driver stage (HS or LS) or both drivers stages (HS and LS stage) are overloaded, means
the output current exceeds the configured limit.
If the event occurs, the corresponding driver stage will be set to a save state, meaning it will be disabled.
The Lock mode configuration as shown in the following figures (Figure 3.15, Figure 3.16, Figure 3.17) is based on
configurable current limits and time periods.
1 The in this an in the following figures used symbols for the IC registers are explained in Figure 9.1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com