www.ti.com

BOARD LAYOUT RECOMMENDATIONS TO

INPUT AND OUTPUT CAPACITOR

TPS780 Series

SBVS083B – JANUARY 2007 – REVISED MARCH 2008

The total system power savings is outlined in Table 4,

capacitor may be necessary if large, fast rise-time

Table 5, and Table 6. In Table 4, the MSP430 power

load transients are anticipated, or if the device is not

savings are calculated for various MSP430 devices

located near the power source. If source impedance

using a TPS780 series with integrated DVS versus a

is not sufficiently low, a 0.1

µF input capacitor may be

necessary to ensure stability.

The TPS780 is designed to be stable with standard

ceramic capacitors with values of 1.0

µF or larger at

LDO. Quiescent power dissipation in an LDO is the

the output. X5R- and X7R-type capacitors are best

because they have minimal variation in value and

load is applied. After the dissipation power is

ESR over temperature. Maximum ESR should be less

calculated for the individual LDOs in Table 5, simple

than 1.0

Ω. With tolerance and dc bias effects, the

subtraction outputs the LDO power savings using the

minimum capacitance required to ensure stability is

TPS780 series. Table 6 calculates the total system

1

µF.

power savings using a TPS780 series LDO in place

application. There are many different versions of the

IMPROVE PSRR AND NOISE PERFORMANCE

MSP430. Actual power savings will vary depending

on the selected device.

To improve ac performance (such as PSRR, output

noise, and transient response), it is recommended

that the printed circuit board (PCB) be designed with

REQUIREMENTS

ground plane connected only at the GND pin of the

Although an input capacitor is not required for

device. In addition, the ground connection for the

stability, it is good analog design practice to connect

output capacitor should connect directly to the GND

a 0.1

µF to 1.0µF low equivalent series resistance

pin of the device. High ESR capacitors may degrade

(ESR) capacitor across the input supply near the

PSRR.

regulator. This capacitor counteracts reactive input

sources and improves transient response, noise

rejection,

and

ripple

rejection.

A

higher-value

Table 4. DVS MSP430 Power Savings with the TPS780 Series on selected MSP430 Devices

× I

Q

× I

Q

µW SAVINGS

DEVICE

(

µA)

(

µW)

(

µA)

(

µW)

USING ONLY DVS

MSP430F1121

1.6

4.8

0.7

1.5

3.3

MSP430F149

1.6

4.8

0.9

2.0

2.8

MSP430F2131

0.9

2.7

0.7

1.5

1.2

MSP430F249

1.0

3.0

0.9

2.0

1.0

MSP430F413

0.9

2.7

0.7

1.5

1.2

MSP430F449

1.6

4.8

1.1

2.4

2.4

MSP430 SYSTEM

TPS780 SERIES

TPS780 SERIES AT

POWER SAVINGS

+25C AMBIENT, POWER

USING THE TPS780

LDO AT +25

°C AMBIENT

POWER DISSIPATION

AMBIENT

DISSIPATION

SERIES

QUIESCENT POWER

DISSIPATION SAVINGS

(

µA)

(

µW)

(

µA)

(

µW)

(

µW)

1.20

5.04

0.42

1.76

3.28

Table 6. Total System Power Dissipation

TOTAL SYSTEM POWER IN

LDO DISSIPATION

MSP430 DISSIPATION

SLEEP MODE 3

Typical 1.2

µA LDO, no DVS

5.04

µW

4.8

9.84

µW

TPS780 Series with DVS

1.76

µW

1.5

3.26

µW

(1)

Value taken from Table 4 and relative to the MSP430F1121.

16

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated