DRA752ABC datasheet(194/443 Pages) TI2

194 / 443 page

vssa_osc1

Device

xo_osc1

xi_osc1

SPRS85v_CLK_10

194

DRA756, DRA755, DRA754, DRA752

DRA751, DRA750, DRA746, DRA745, DRA744

SPRS950F – DECEMBER 2015 – REVISED MAY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: DRA756 DRA755 DRA754 DRA752 DRA751 DRA750 DRA746 DRA745 DRA744

Clock Specifications

Table 6-6. Oscillator Switching Characteristics—Crystal Mode

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

Oscillation frequency

Range from 19.2 to 32

MHz

tsX

Start-up time

6.1.3.2

OSC1 Input Clock

A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillator to provide the

SYS_CLK2 clock input to the system. The external connections to support this are shown in, Figure 6-8.

The xi_osc1 pin is connected to the 1.8-V LVCMOS-Compatible clock sources. The xo_osc1 pin is left

unconnected. The vssa_osc1 pin is connected to board ground (vss).

Figure 6-8. 1.8-V LVCMOS-Compatible Clock Input

Table 6-7 summarizes the OSC1 input clock electrical characteristics.

Table 6-7. OSC1 Input Clock Electrical Characteristics—Bypass Mode

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

Frequency

Range from 12 to 38.4

MHz

Input capacitance

2.819

3.019

3.219

Input current (3.3V mode)

µA

tsX

Start-up time(1)

See(2)

(1) To switch from bypass mode to crystal or from crystal mode to bypass mode, there is a waiting time about 100 μs; however, if the chip

comes from bypass mode to crystal mode the crystal will start-up after time mentioned in Table 6-6, tsX parameter.

(2) Before the processor boots up and the oscillator is set to bypass mode, there is a waiting time when the internal oscillator is in

application mode and receives a wave. The switching time in this case is about 100 μs.

Table 6-8 details the OSC1 input clock timing requirements.

Table 6-8. OSC1 Input Clock Timing Requirements

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

CK0

1 /

tc(xiosc1)

Frequency, xi_osc1

Range from 12 to 38.4

MHz

CK1

tw(xiosc1)

Pulse duration, xi_osc1 low or high

0.45 *

tc(xiosc1)

0.55 *

tc(xiosc1)

tj(xiosc1)

Period jitter(1), xi_osc1

0.01 ×

tc(xiosc1)

(3)

tR(xiosc1)

Rise time, xi_osc1

tF(xiosc1)

Fall time, xi_osc1

DRA752ABC Datasheet(PDF) 194 Page - Texas Instruments

DRA752ABC Datasheet(HTML) 194 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL