Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LAN9312 Datasheet(PDF) 141 Page - SMSC Corporation

Part # LAN9312
Description  High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
PDF  458 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9312 Datasheet(HTML) 141 Page - SMSC Corporation

Back Button LAN9312 Datasheet HTML 137Page - SMSC Corporation LAN9312 Datasheet HTML 138Page - SMSC Corporation LAN9312 Datasheet HTML 139Page - SMSC Corporation LAN9312 Datasheet HTML 140Page - SMSC Corporation LAN9312 Datasheet HTML 141Page - SMSC Corporation LAN9312 Datasheet HTML 142Page - SMSC Corporation LAN9312 Datasheet HTML 143Page - SMSC Corporation LAN9312 Datasheet HTML 144Page - SMSC Corporation LAN9312 Datasheet HTML 145Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 458 page
background image
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312
141
Revision 1.2 (04-08-08)
DATASHEET
Figure 10.2 displays the various bus states of a typical I2C cycle.
10.2.2.2
I2C EEPROM Device Addressing
The I2C EEPROM is addressed for a read or write operation by first sending a control byte followed
by the address byte or bytes. The control byte is preceded by a start condition. The control byte and
address byte(s) are each acknowledged by the EEPROM slave. If the EEPROM slave fails to send an
acknowledge, then the sequence is aborted and the EPC_TIMEOUT bit of the EEPROM Command
Register (E2P_CMD) is set.
The control byte consists of a 4-bit control code, 3-bits of chip/block select and one direction bit. The
control code is 1010b. For single byte addressing EEPROMs, the chip/block select bits are used for
address bits 10, 9, and 8. For double byte addressing EEPROMs, the chip/block select bits are set
low. The direction bit is set low to indicate the address is being written.
Figure 10.3 illustrates typical I2C EEPROM addressing bit order for single and double byte addressing.
Figure 10.2 I2C Cycle
Figure 10.3 I2C EEPROM Addressing
EE_SDA
EE_SCL
S
Start Condition
P
Stop Condition
Data Valid
or Ack
Data Valid
or Ack
data
stable
data
can
change
data
stable
data
can
change
Sr
Re-Start
Condition
data
can
change
data
can
change
S 1 0 1 0
A
1
0
A
9
A
8
0
R/~W
Control Byte
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
C
K
A
C
K
Chip / Block
Select Bits
S 1 0 1 0
0
Control Byte
A
C
K
A
C
K
Single Byte Addressing
Double Byte Addressing
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
C
K
Address Byte
Address Low
Byte
Address High
Byte
A
9
A
8
0 0 0
A
1
5
A
1
4
A
1
3
A
1
2
A
1
1
A
1
0
R/~W
Chip / Block
Select Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com