ADSP-21990BBC datasheet(39/50 Pages) AD

39 / 50 page

ADSP-21990

Rev. A

Page 39 of 50

August 2007

JTAG Test And Emulation Port Timing

Table 15 and Figure 18 describe JTAG port operations.

Table 15. JTAG Port Timing

Parameter

Min

Max

Unit

Timing Requirements

tTCK

TCK Period

tSTAP

TDI, TMS Setup Before TCK High

tHTAP

TDI, TMS Hold After TCK High

tSSYS

System Inputs Setup Before TCK Low1

4ns

tHSYS

System Inputs Hold After TCK Low1

5ns

tTRSTW

TRST Pulse Width

4tTCK

Switching Characteristics

tDTDO

TDO Delay from TCK Low

tDSYS

System Outputs Delay After TCK Low3

022

1 System inputs = DATA15–0, ADDR21–0, RD, WR, ACK, BR, BG, PF15–0, DR, TCLK, RCLK, TFS, RFS, CLKIN, RESET.

2 50 MHz maximum.

3 System outputs = DATA15–0, ADDR21–0, MS3–0, RD, WR, ACK, CLKOUT, BG, PF15–0, DT, TCLK0, TCLK, RCLK, TFS, RFS, BMS.

Figure 18. JTAG Port Timing

TMS

TDI

TDO

SYSTEM

INPUTS

SYSTEM

OUTPUTS

TCK

tTCK

tHTAP

tSTAP

tDTDO

tSSYS

tHSYS

tDSYS

ADSP-21990BBC Datasheet(PDF) 39 Page - Analog Devices

ADSP-21990BBC Datasheet(HTML) 39 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL