| Electronic Components Datasheet Search |
|
ADUCM320BBCZ Datasheet(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADUCM320BBCZ Datasheet(HTML) 18 Page - Analog Devices |
|
18 / 31 page ![]() Data Sheet ADuCM320 Rev. C | Page 17 of 30 Table 6. SPI Master Mode Timing (Phase Mode = 0) Parameter Description Min Typ Max Unit tSL SCLK low pulse width (SPIDIV + 1) × tHCLK/2 ns tSH SCLK high pulse width (SPIDIV + 1) × tHCLK/2 ns tDAV Data output valid after SCLK edge 0 3 ns tDOSU Data output setup before SCLK edge ½ SCLK ns tDSU Data input setup time before SCLK edge SCLK ns tDHD Data input hold time after SCLK edge SCLK ns tDF Data output fall time 25 ns tDR Data output rise time 25 ns tSR SCLK rise time 20 ns tSF SCLK fall time 20 ns Figure 4. SPI Master Mode Timing (Phase Mode = 0) SCLK (POLARITY = 0) SCLK (POLARITY = 1) tSH tSL tSR tSF MOSI MSB BITS 6 TO 1 LSB MISO MSB IN BITS 6 TO 1 LSB IN tDR tDF tDAV tDOSU tDSU tDHD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |