Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD8158 Datasheet(PDF) 33 Page - Analog Devices

Part # AD8158
Description  6.5 Gbps Quad Buffer Mux/Demux
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8158 Datasheet(HTML) 33 Page - Analog Devices

Back Button AD8158 Datasheet HTML 28Page - Analog Devices AD8158 Datasheet HTML 29Page - Analog Devices AD8158 Datasheet HTML 30Page - Analog Devices AD8158 Datasheet HTML 31Page - Analog Devices AD8158 Datasheet HTML 32Page - Analog Devices AD8158 Datasheet HTML 33Page - Analog Devices AD8158 Datasheet HTML 34Page - Analog Devices AD8158 Datasheet HTML 35Page - Analog Devices AD8158 Datasheet HTML 36Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 33 / 36 page
background image
AD8158
Rev. 0 | Page 33 of 36
Mnemonic
Addr.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
TXB Lane2/
TXB Lane 3
PE Setting
0x8B1
B3PE[2]
B3PE[1]
B3PE[0]
B2PE[2]
B2PE[1]
B2PE[0]
0x00
TXB Per-Lane
Level Setting
0x8C1
B3OLEV[1]
B3OLEV[0]
B2OLEV[1]
B2OLEV[0]
B1OLEV[1]
B1OLEV[0]
B0OLEV[1]
B0OLEV[0]
0xAA
RXC Disable
0xC0
RXDIS C3
RXDIS C2
RXDIS C1
RXDIS C0
0x00
RXC Setting
0xC1
CEQ[3]
CEQ[2]
CEQ[1]
CEQ[0]
0x00
RXC LOS
Threshold
0xD0
Set to 0
Set to 0
THRBIT[5]
THRBIT[4]
THRBIT[3]
THRBIT[2]
THRBIT[1]
THRBIT[0]
0x1C
RXC LOS Ctrl
0xD1
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
LOS_FILT
LOS_GSEL
LOS_ENB
0x07
RXC Lane 1/
RXC Lane 0
Setting
0xC21
C1EQ[3]
C1EQ[2]
C1EQ[1]
C1EQ[0]
C0EQ[3]
C0EQ[2]
C0EQ[1]
C0EQ[0]
0x00
RXC Lane 3/
RXC Lane 2
Setting
0xC31
C3EQ[3]
C3EQ[2]
C3EQ[1]
C3EQ[0]
C2EQ[3]
C2EQ[2]
C2EQ[1]
C2EQ[0]
0x00
RXC P/N
Swap
0xC41
PNC3
PNC2
PNC1
PNC0
0x00
RXC LOS
Status
0xC51
LOSC3
Sticky
LOSC2
Sticky
LOSC1
Sticky
LOSC0
Sticky
LOSC3 Active
LOSC2
Active
LOSC1
Active
LOSC0
Active
TXC Disable
0xC8
TXDIS C3
TXDIS C2
TXDIS C1
TXDIS C0
0x00
TXC Level/PE
Control
0xC9
CLEV[1]
CLEV[0]
CPE[2]
CPE[1]
CPE[0]
0x20
TXC Lane1/
TXC Lane 0
PE Setting
0xCA1
C1PE[2]
C1PE[1]
C1PE[0]
C0PE[2]
C0PE[1]
C0PE[0]
0x00
TXC Lane2/
TXC Lane 3
PE Setting
0xCB1
C3PE[2]
C3PE[1]
C3PE[0]
C2PE[2]
C2PE[1]
C2PE[0]
0x00
TXC Per-Lane
Level Setting
0xCC1
C3OLEV[1]
C3OLEV[0]
C2OLEV[1]
C2OLEV[0]
C1OLEV[1]
C1OLEV[0]
C0OLEV[1]
C0OLEV[0]
0xAA
1 Per-lane registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com