SH7261 datasheet(339/1348 Pages) RENESAS

339 / 1348 page

Section 11 Direct Memory Access Controller (DMAC)

Rev. 2.00 Sep. 07, 2007 Page 307 of 1312

REJ09B0320-0200

CPU

I/F

DMAC Core

DMAC

DMA end

DMA acknowledge

DMA active

DMA interrupt request

DMA common

interrupt request

CPU control

signal

DMA request transfer

Current

Reload

Ch0 DMA setting data

Chn DMA setting data

Ch0 DMA transfer data

Chn DMA transfer data

On-chip memory

DMA request from

outside (DREQ) or

on-chip peripheral circuit

Memory I/F

(Work register)

Memory load/store

control

Source address

Destination address

Byte count register

Mode register

DMAC

control

circuit

Data

buffer

DMAC

control signal

[Legend]

DMA request transfer: Arbitration of DMA requests and generation of request signal to DMAC core

CPU I/F:

Read/write control of register access from CPU

Memory I/F:

Memory access control from CPU and DMAC core

On-chip memory:

Stores DMAC setting data and transfer data

Work register:

DMAC control circuit: DMAC control circuit

Data buffer:

DMA data buffer

Figure 11.1 DMAC Block Diagram

11.2

Input/Output Pins

Table 11.1

Pin Configuration

Name

I/O

Function

DREQm (m

= 0 to 3)

Input

External request for DMA transfer

DACKm (m

= 0 to 3)

Output

DMA acknowledgement of external request for DMA transfer

(active low)

DACTm (m

= 0 to 3)

Output

DMA active in externally requested DMA transfer (active low)

DTENDm (m

= 0 to 3)

Output

Completion of externally requested DMA transfer (active low)

SH7261 Datasheet(PDF) 339 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 339 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL