Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 505 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 505 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 501Page - Renesas Technology Corp SH7261 Datasheet HTML 502Page - Renesas Technology Corp SH7261 Datasheet HTML 503Page - Renesas Technology Corp SH7261 Datasheet HTML 504Page - Renesas Technology Corp SH7261 Datasheet HTML 505Page - Renesas Technology Corp SH7261 Datasheet HTML 506Page - Renesas Technology Corp SH7261 Datasheet HTML 507Page - Renesas Technology Corp SH7261 Datasheet HTML 508Page - Renesas Technology Corp SH7261 Datasheet HTML 509Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 505 / 1348 page
background image
Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 2.00 Sep. 07, 2007 Page 473 of 1312
REJ09B0320-0200
12.4.4
Cascaded Operation
In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit
counter.
This function works by counting the channel 1 counter clock upon overflow/underflow of
TCNT_2 as set in bits TPSC0 to TPSC2 in TCR.
Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.
Table 12.44 shows the register combinations used in cascaded operation.
Note:
When phase counting mode is set for channel 1, the counter clock setting is invalid and the
counters operates independently in phase counting mode.
Table 12.44 Cascaded Combinations
Combination
Upper 16 Bits
Lower 16 Bits
Channels 1 and 2
TCNT_1
TCNT_2
For simultaneous input capture of TCNT_1 and TCNT_2 during cascaded operation, additional
input capture input pins can be specified by the input capture control register (TICCR). For input
capture in cascade connection, refer to section 12.7.22, Simultaneous Capture of TCNT_1 and
TCNT_2 in Cascade Connection.
Table 12.45 show the TICCR setting and input capture input pins.
Table 12.45 TICCR Setting and Input Capture Input Pins
Target Input Capture
TICCR Setting
Input Capture Input Pins
I2AE bit = 0 (initial value)
TIOC1A
Input capture from TCNT_1 to
TGRA_1
I2AE bit = 1
TIOC1A, TIOC2A
I2BE bit = 0 (initial value)
TIOC1B
Input capture from TCNT_1 to
TGRB_1
I2BE bit = 1
TIOC1B, TIOC2B
I1AE bit = 0 (initial value)
TIOC2A
Input capture from TCNT_2 to
TGRA_2
I1AE bit = 1
TIOC2A, TIOC1A
I1BE bit = 0 (initial value)
TIOC2B
Input capture from TCNT_2 to
TGRB_2
I1BE bit = 1
TIOC2B, TIOC1B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com