SH7261 datasheet(507/1348 Pages) RENESAS

Part #	SH7261

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

PDF	1348 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

507 / 1348 page

Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)

Rev. 2.00 Sep. 07, 2007 Page 475 of 1312

REJ09B0320-0200

(3)

Cascaded Operation Example (b)

Figure 12.22 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the

I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture

conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected the TIOC1A rising

edge for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the

TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA_1

input capture condition. For the TGRA_2 input capture condition, the TIOC2A rising edge is used.

TCNT_2 value

H'0000

TGRA_1

TGRA_2

Time

TIOC1A

TIOC2A

TCNT_1

H'0514

H'0513

H'0512

H'0513

H'0512

H'C256

H'FFFF

H'6128

As I1AE in TICCR is 0, data is not captured in TGRA_2 at the TIOC1A input timing.

Figure 12.22 Cascaded Operation Example (b)

SH7261 Datasheet(PDF) 507 Page - Renesas Technology Corp