Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 957 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 957 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 953Page - Renesas Technology Corp SH7261 Datasheet HTML 954Page - Renesas Technology Corp SH7261 Datasheet HTML 955Page - Renesas Technology Corp SH7261 Datasheet HTML 956Page - Renesas Technology Corp SH7261 Datasheet HTML 957Page - Renesas Technology Corp SH7261 Datasheet HTML 958Page - Renesas Technology Corp SH7261 Datasheet HTML 959Page - Renesas Technology Corp SH7261 Datasheet HTML 960Page - Renesas Technology Corp SH7261 Datasheet HTML 961Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 957 / 1348 page
background image
Section 20 IEBus
TM Controller (IEB) [R5S72612] [R5S72613]
Rev. 2.00 Sep. 07, 2007 Page 925 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
7 to 5
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
4
CKS3
0
R/W
Input Clock Selection 3*
1*2
Specifies the clock the IEB uses
0: Peripheral clock (P
φ)
1: AUDIO_X1, AUDIO_X2
3
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
2 to 0
CKS[2:0]
000
R/W
Input Clock Selection 2 to 0*
1
Specifies the division ratio for the clock IEB uses
000: IEB uses the clock of IEB
φ specified by CKS3
(IEB
φ = 6 MHz, 6.29 MHz)
001: IEB uses the 1/2 divided clock of IEB
φ specified by
CKS3 (IEB
φ = 12 MHz, 12.58 MHz)
010: IEB uses the 1/3 divided clock of IEB
φ specified by
CKS3 (IEB
φ = 18 MHz, 18.87 MHz)
011: IEB uses the 1/4 divided clock of IEB
φ specified by
CKS3 (IEB
φ = 24 MHz, 25.16 MHz)
100: IEB uses the 1/5 divided clock of IEB
φ specified by
CKS3 (IEB
φ = 30 MHz, 31.45 MHz)
101: IEB uses the 1/6 divided clock of IEB
φ specified by
CKS3 (IEB
φ = 36 MHz, 37.74 MHz)
110: Setting prohibited
111: Setting prohibited
Notes: 1. Do not change the setting of CKS3 to CKS0 while IEBus is in transmit/receive operation
2. After the MSTP4 bit in STBCR2 is cleared to 0 to start the operation of the IEB with the
CKS3 bit set to 1 (the AUDIO_X1 and AUDIO_X2 clocks are used), do not set the
MSTP4 bit to 1 (clock supply to the IEB except IECKSR is stopped). As for the setting
of the STBCR2 register, see section 27, Power-Down Modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com